ROOT logo
/*
*/

static const int fgkEmCalRows = 24; // number of rows per module for EMCAL
static const int fgkEmCalCols = 48; // number of columns per module for EMCAL

Float_t biasVoltage[fgkEmCalCols][fgkEmCalRows];

//____________________________________________________________________
void WriteBiasV30(const char * inputDBName, const char * inputMapName,
		  const int defaultVoltage, const char * outputFileName) 
{ 

  ofstream outputFile(outputFileName);
  SetBiasVoltage(inputDBName, inputMapName, defaultVoltage);

  for (int icol=0; icol<fgkEmCalCols; icol++) {
    for (int irow=0; irow<fgkEmCalRows; irow++) {
      outputFile << icol << " " << irow << " " << biasVoltage[icol][irow] << endl;
    }
  }

  outputFile.close();
}

//____________________________________________________________________
void SetBiasVoltage(const char * inputDBName, const char * inputMapName,
		    const int defaultVoltage) 
{
  gSystem->Load("AliEMCALCalibAPD_cxx");
  AliEMCALCalibAPD *calibAPD = new AliEMCALCalibAPD();

  calibAPD->ReadCalibAPDInfo(10000, inputDBName);
  int fNCalibAPD = calibAPD->GetNCalibAPD();
  AliEMCALCalibAPD::AliEMCALCalibAPDData * fCalib = calibAPD->GetCalibAPDData();


  gSystem->Load("AliEMCALMapAPD_cxx");
  AliEMCALMapAPD *mapAPD = new AliEMCALMapAPD();

  int nSM = 1;
  mapAPD->ReadMapAPDInfo(nSM, inputMapName);
  AliEMCALMapAPD::AliEMCALSuperModuleMapAPD * fMap = mapAPD->GetSuperModuleData();

  int nFound = 0;
  int nNotFound = 0;
  for (int icol=0; icol<fgkEmCalCols; icol++) {
    for (int irow=0; irow<fgkEmCalRows; irow++) {

      int apdMap = fMap[0].fAPDNum[icol][irow]; // 0 = nSM - 1
      int i = 0;
      int apdCalib = -1;
      while (i<fNCalibAPD && apdMap!=apdCalib) {
	apdCalib = fCalib[i].fAPDNum;
	i++;
      }

      if (apdCalib == apdMap) { // found!
	i--; // go back to what we found
	biasVoltage[icol][irow] = fCalib[i].fV30;
	nFound++;
      }
      else {
	biasVoltage[icol][irow] = defaultVoltage;
	cout << " APD " << apdMap << " could not be found! " << endl;
	nNotFound++;
      }

    }
  }

  cout << " found " << nFound << " matches " << endl;
  cout << " did not find " << nNotFound << " APDs " << endl;

  return;
}

 WriteBiasV30.C:1
 WriteBiasV30.C:2
 WriteBiasV30.C:3
 WriteBiasV30.C:4
 WriteBiasV30.C:5
 WriteBiasV30.C:6
 WriteBiasV30.C:7
 WriteBiasV30.C:8
 WriteBiasV30.C:9
 WriteBiasV30.C:10
 WriteBiasV30.C:11
 WriteBiasV30.C:12
 WriteBiasV30.C:13
 WriteBiasV30.C:14
 WriteBiasV30.C:15
 WriteBiasV30.C:16
 WriteBiasV30.C:17
 WriteBiasV30.C:18
 WriteBiasV30.C:19
 WriteBiasV30.C:20
 WriteBiasV30.C:21
 WriteBiasV30.C:22
 WriteBiasV30.C:23
 WriteBiasV30.C:24
 WriteBiasV30.C:25
 WriteBiasV30.C:26
 WriteBiasV30.C:27
 WriteBiasV30.C:28
 WriteBiasV30.C:29
 WriteBiasV30.C:30
 WriteBiasV30.C:31
 WriteBiasV30.C:32
 WriteBiasV30.C:33
 WriteBiasV30.C:34
 WriteBiasV30.C:35
 WriteBiasV30.C:36
 WriteBiasV30.C:37
 WriteBiasV30.C:38
 WriteBiasV30.C:39
 WriteBiasV30.C:40
 WriteBiasV30.C:41
 WriteBiasV30.C:42
 WriteBiasV30.C:43
 WriteBiasV30.C:44
 WriteBiasV30.C:45
 WriteBiasV30.C:46
 WriteBiasV30.C:47
 WriteBiasV30.C:48
 WriteBiasV30.C:49
 WriteBiasV30.C:50
 WriteBiasV30.C:51
 WriteBiasV30.C:52
 WriteBiasV30.C:53
 WriteBiasV30.C:54
 WriteBiasV30.C:55
 WriteBiasV30.C:56
 WriteBiasV30.C:57
 WriteBiasV30.C:58
 WriteBiasV30.C:59
 WriteBiasV30.C:60
 WriteBiasV30.C:61
 WriteBiasV30.C:62
 WriteBiasV30.C:63
 WriteBiasV30.C:64
 WriteBiasV30.C:65
 WriteBiasV30.C:66
 WriteBiasV30.C:67
 WriteBiasV30.C:68
 WriteBiasV30.C:69
 WriteBiasV30.C:70
 WriteBiasV30.C:71
 WriteBiasV30.C:72
 WriteBiasV30.C:73
 WriteBiasV30.C:74
 WriteBiasV30.C:75
 WriteBiasV30.C:76
 WriteBiasV30.C:77
 WriteBiasV30.C:78