ROOT logo
/**************************************************************************
 * Copyright(c) 1998-1999, ALICE Experiment at CERN, All rights reserved. *
 *                                                                        *
 * Author: The ALICE Off-line Project.                                    *
 * Contributors are mentioned in the code where appropriate.              *
 *                                                                        *
 * Permission to use, copy, modify and distribute this software and its   *
 * documentation strictly for non-commercial purposes is hereby granted   *
 * without fee, provided that the above copyright notice appears in all   *
 * copies and that both the copyright notice and this permission notice   *
 * appear in the supporting documentation. The authors make no claims     *
 * about the suitability of this software for any purpose. It is          *
 * provided "as is" without express or implied warranty.                  *
 **************************************************************************/

/* $Id$ */

///////////////////////////////////////////////////////////////////////////////
//                                                                           //
//  TRD MCM (Multi Chip Module) simulator                                    //
//  which simulates the TRAP processing after the AD-conversion.             //
//  The relevant parameters (i.e. configuration settings of the TRAP)        //
//  are taken from AliTRDtrapConfig.                                         //
//                                                                           //
///////////////////////////////////////////////////////////////////////////////

#include <iostream>
#include <iomanip>

#include "TCanvas.h"
#include "TH1F.h"
#include "TH2F.h"
#include "TGraph.h"
#include "TLine.h"
#include "TRandom.h"
#include "TClonesArray.h"
#include "TMath.h"
#include <TTree.h>

#include "AliLog.h"
#include "AliRunLoader.h"
#include "AliLoader.h"

#include "AliTRDfeeParam.h"
#include "AliTRDcalibDB.h"
#include "AliTRDtrapConfig.h"
#include "AliTRDdigitsManager.h"
#include "AliTRDarrayADC.h"
#include "AliTRDarrayDictionary.h"
#include "AliTRDtrackletMCM.h"
#include "AliTRDmcmSim.h"
#include "TTreeStream.h"

ClassImp(AliTRDmcmSim)

Bool_t AliTRDmcmSim::fgApplyCut = kTRUE;
Int_t  AliTRDmcmSim::fgAddBaseline = 0;
Bool_t AliTRDmcmSim::fgStoreClusters = kFALSE;

const Int_t AliTRDmcmSim::fgkFormatIndex = std::ios_base::xalloc();

const UShort_t AliTRDmcmSim::fgkFPshifts[4] = {11, 14, 17, 21};


AliTRDmcmSim::AliTRDmcmSim() :
  TObject(),
  fInitialized(kFALSE),
  fDetector(-1),
  fRobPos(-1),
  fMcmPos(-1),
  fRow (-1),
  fNTimeBin(-1),
  fADCR(NULL),
  fADCF(NULL),
  fMCMT(NULL),
  fTrackletArray(NULL),
  fZSMap(NULL),
  fTrklBranchName("mcmtrklbranch"),
  fFeeParam(NULL),
  fTrapConfig(NULL),
  fDigitsManager(NULL),
  fPedAcc(NULL),
  fGainCounterA(NULL),
  fGainCounterB(NULL),
  fTailAmplLong(NULL),
  fTailAmplShort(NULL),
  fNHits(0),
  fFitReg(NULL),
  fDebugStream(0x0)
{
  //
  // AliTRDmcmSim default constructor
  // By default, nothing is initialized.
  // It is necessary to issue Init before use.

  for (Int_t iDict = 0; iDict < 3; iDict++)
    fDict[iDict] = 0x0;

  fFitPtr[0] = 0;
  fFitPtr[1] = 0;
  fFitPtr[2] = 0;
  fFitPtr[3] = 0;
}

AliTRDmcmSim::~AliTRDmcmSim()
{
  //
  // AliTRDmcmSim destructor
  //

  if(fInitialized) {
    for( Int_t iAdc = 0 ; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++ ) {
      delete [] fADCR[iAdc];
      delete [] fADCF[iAdc];
    }
    delete [] fADCR;
    delete [] fADCF;
    delete [] fZSMap;
    delete [] fMCMT;

    delete [] fPedAcc;
    delete [] fGainCounterA;
    delete [] fGainCounterB;
    delete [] fTailAmplLong;
    delete [] fTailAmplShort;
    delete [] fFitReg;

    fTrackletArray->Delete();
    delete fTrackletArray;
  }
}

void AliTRDmcmSim::Init( Int_t det, Int_t robPos, Int_t mcmPos, Bool_t /* newEvent */ )
{
  //
  // Initialize the class with new MCM position information
  // memory is allocated in the first initialization
  //

  if (!fInitialized) {
    fFeeParam      = AliTRDfeeParam::Instance();
    fTrapConfig    = AliTRDcalibDB::Instance()->GetTrapConfig();
  }

  fDetector      = det;
  fRobPos        = robPos;
  fMcmPos        = mcmPos;
  fRow           = fFeeParam->GetPadRowFromMCM( fRobPos, fMcmPos );

  if (!fInitialized) {
    fADCR    = new Int_t *[AliTRDfeeParam::GetNadcMcm()];
    fADCF    = new Int_t *[AliTRDfeeParam::GetNadcMcm()];
    fZSMap   = new Int_t  [AliTRDfeeParam::GetNadcMcm()];
    fGainCounterA = new UInt_t[AliTRDfeeParam::GetNadcMcm()];
    fGainCounterB = new UInt_t[AliTRDfeeParam::GetNadcMcm()];
    fNTimeBin     = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kC13CPUA, fDetector, fRobPos, fMcmPos);
    for( Int_t iAdc = 0 ; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++ ) {
      fADCR[iAdc] = new Int_t[fNTimeBin];
      fADCF[iAdc] = new Int_t[fNTimeBin];
    }

    // filter registers
    fPedAcc = new UInt_t[AliTRDfeeParam::GetNadcMcm()]; // accumulator for pedestal filter
    fTailAmplLong = new UShort_t[AliTRDfeeParam::GetNadcMcm()];
    fTailAmplShort = new UShort_t[AliTRDfeeParam::GetNadcMcm()];

    // tracklet calculation
    fFitReg = new FitReg_t[AliTRDfeeParam::GetNadcMcm()];
    fTrackletArray = new TClonesArray("AliTRDtrackletMCM", fgkMaxTracklets);

    fMCMT = new UInt_t[fgkMaxTracklets];
  }

  fInitialized = kTRUE;

  Reset();
}

void AliTRDmcmSim::Reset()
{
  // Resets the data values and internal filter registers
  // by re-initialising them

  if( !CheckInitialized() )
    return;

  for( Int_t iAdc = 0 ; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++ ) {
    for( Int_t it = 0 ; it < fNTimeBin ; it++ ) {
      fADCR[iAdc][it] = 0;
      fADCF[iAdc][it] = 0;
    }
    fZSMap[iAdc] = -1;      // Default unread, low active bit mask
    fGainCounterA[iAdc] = 0;
    fGainCounterB[iAdc] = 0;
  }

  for(Int_t i = 0; i < fgkMaxTracklets; i++) {
    fMCMT[i] = 0;
  }

  for (Int_t iDict = 0; iDict < 3; iDict++)
    fDict[iDict] = 0x0;

  FilterPedestalInit();
  FilterGainInit();
  FilterTailInit();
}

void AliTRDmcmSim::SetNTimebins(Int_t ntimebins)
{
  // Reallocate memory if a change in the number of timebins
  // is needed (should not be the case for real data)

  if( !CheckInitialized() )
    return;

  fNTimeBin = ntimebins;
  for( Int_t iAdc = 0 ; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++ ) {
    delete [] fADCR[iAdc];
    delete [] fADCF[iAdc];
    fADCR[iAdc] = new Int_t[fNTimeBin];
    fADCF[iAdc] = new Int_t[fNTimeBin];
  }
}

Bool_t AliTRDmcmSim::LoadMCM(AliRunLoader* const runloader, Int_t det, Int_t rob, Int_t mcm)
{
  // loads the ADC data as obtained from the digitsManager for the specified MCM.
  // This method is meant for rare execution, e.g. in the visualization. When called
  // frequently use SetData(...) instead.

  Init(det, rob, mcm);

  if (!runloader) {
    AliError("No Runloader given");
    return kFALSE;
  }

  AliLoader *trdLoader = runloader->GetLoader("TRDLoader");
  if (!trdLoader) {
    AliError("Could not get TRDLoader");
    return kFALSE;
  }

  Bool_t retval = kTRUE;
  trdLoader->LoadDigits();
  fDigitsManager = 0x0;
  AliTRDdigitsManager *digMgr = new AliTRDdigitsManager();
  digMgr->SetSDigits(0);
  digMgr->CreateArrays();
  digMgr->ReadDigits(trdLoader->TreeD());
  AliTRDarrayADC *digits = (AliTRDarrayADC*) digMgr->GetDigits(det);
  if (digits->HasData()) {
    digits->Expand();

    if (fNTimeBin != digits->GetNtime()) {
      AliWarning(Form("Changing no. of timebins from %i to %i", fNTimeBin, digits->GetNtime()));
      SetNTimebins(digits->GetNtime());
    }

    SetData(digits);
  }
  else
    retval = kFALSE;

  delete digMgr;

  return retval;
}

void AliTRDmcmSim::NoiseTest(Int_t nsamples, Int_t mean, Int_t sigma, Int_t inputGain, Int_t inputTail)
{
  // This function can be used to test the filters.
  // It feeds nsamples of ADC values with a gaussian distribution specified by mean and sigma.
  // The filter chain implemented here consists of:
  // Pedestal -> Gain -> Tail
  // With inputGain and inputTail the input to the gain and tail filter, respectively,
  // can be chosen where
  // 0: noise input
  // 1: pedestal output
  // 2: gain output
  // The input has to be chosen from a stage before.
  // The filter behaviour is controlled by the TRAP parameters from AliTRDtrapConfig in the
  // same way as in normal simulation.
  // The functions produces four histograms with the values at the different stages.

  if( !CheckInitialized() )
    return;

  TString nameInputGain;
  TString nameInputTail;

  switch (inputGain) {
      case 0:
        nameInputGain = "Noise";
        break;

      case 1:
        nameInputGain = "Pedestal";
        break;

      default:
        AliError("Undefined input to tail cancellation filter");
        return;
  }

  switch (inputTail) {
      case 0:
        nameInputTail = "Noise";
        break;

      case 1:
        nameInputTail = "Pedestal";
        break;

      case 2:
        nameInputTail = "Gain";
        break;

      default:
        AliError("Undefined input to tail cancellation filter");
        return;
  }

  TH1F *h   = new TH1F("noise", "Gaussian Noise;sample;ADC count",
                       nsamples, 0, nsamples);
  TH1F *hfp = new TH1F("ped", "Noise #rightarrow Pedestal filter;sample;ADC count", nsamples, 0, nsamples);
  TH1F *hfg = new TH1F("gain",
                       (nameInputGain + "#rightarrow Gain;sample;ADC count").Data(),
                       nsamples, 0, nsamples);
  TH1F *hft = new TH1F("tail",
                       (nameInputTail + "#rightarrow Tail;sample;ADC count").Data(),
                       nsamples, 0, nsamples);
  h->SetStats(kFALSE);
  hfp->SetStats(kFALSE);
  hfg->SetStats(kFALSE);
  hft->SetStats(kFALSE);

  Int_t value;  // ADC count with noise (10 bit)
  Int_t valuep; // pedestal filter output (12 bit)
  Int_t valueg; // gain filter output (12 bit)
  Int_t valuet; // tail filter value (12 bit)

  for (Int_t i = 0; i < nsamples; i++) {
    value = (Int_t) gRandom->Gaus(mean, sigma);  // generate noise with gaussian distribution
    h->SetBinContent(i, value);

    valuep = FilterPedestalNextSample(1, 0, ((Int_t) value) << 2);

    if (inputGain == 0)
      valueg = FilterGainNextSample(1, ((Int_t) value) << 2);
    else
      valueg = FilterGainNextSample(1, valuep);

    if (inputTail == 0)
      valuet = FilterTailNextSample(1, ((Int_t) value) << 2);
    else if (inputTail == 1)
      valuet = FilterTailNextSample(1, valuep);
    else
      valuet = FilterTailNextSample(1, valueg);

    hfp->SetBinContent(i, valuep >> 2);
    hfg->SetBinContent(i, valueg >> 2);
    hft->SetBinContent(i, valuet >> 2);
  }

  TCanvas *c = new TCanvas;
  c->Divide(2,2);
  c->cd(1);
  h->Draw();
  c->cd(2);
  hfp->Draw();
  c->cd(3);
  hfg->Draw();
  c->cd(4);
  hft->Draw();
}

Bool_t AliTRDmcmSim::CheckInitialized() const
{
  //
  // Check whether object is initialized
  //

  if( ! fInitialized )
    AliError(Form ("AliTRDmcmSim is not initialized but function other than Init() is called."));

  return fInitialized;
}

void AliTRDmcmSim::Print(Option_t* const option) const
{
  // Prints the data stored and/or calculated for this MCM.
  // The output is controlled by option which can be a sequence of any of
  // the following characters:
  // R - prints raw ADC data
  // F - prints filtered data
  // H - prints detected hits
  // T - prints found tracklets
  // The later stages are only meaningful after the corresponding calculations
  // have been performed.

  if ( !CheckInitialized() )
    return;

  printf("MCM %i on ROB %i in detector %i\n", fMcmPos, fRobPos, fDetector);

  TString opt = option;
  if (opt.Contains("R") || opt.Contains("F")) {
    std::cout << *this;
  }

  if (opt.Contains("H")) {
    printf("Found %i hits:\n", fNHits);
    for (Int_t iHit = 0; iHit < fNHits; iHit++) {
      printf("Hit %3i in timebin %2i, ADC %2i has charge %3i and position %3i\n",
             iHit,  fHits[iHit].fTimebin, fHits[iHit].fChannel, fHits[iHit].fQtot, fHits[iHit].fYpos);
    }
  }

  if (opt.Contains("T")) {
    printf("Tracklets:\n");
    for (Int_t iTrkl = 0; iTrkl < fTrackletArray->GetEntriesFast(); iTrkl++) {
      printf("tracklet %i: 0x%08x\n", iTrkl, ((AliTRDtrackletMCM*) (*fTrackletArray)[iTrkl])->GetTrackletWord());
    }
  }
}

void AliTRDmcmSim::Draw(Option_t* const option)
{
  // Plots the data stored in a 2-dim. timebin vs. ADC channel plot.
  // The option selects what data is plotted and can be a sequence of
  // the following characters:
  // R - plot raw data (default)
  // F - plot filtered data (meaningless if R is specified)
  // In addition to the ADC values:
  // H - plot hits
  // T - plot tracklets

  if( !CheckInitialized() )
    return;

  TString opt = option;

  TH2F *hist = new TH2F("mcmdata", Form("Data of MCM %i on ROB %i in detector %i", \
                                        fMcmPos, fRobPos, fDetector), \
                        AliTRDfeeParam::GetNadcMcm(), -0.5, AliTRDfeeParam::GetNadcMcm()-.5, fNTimeBin, -.5, fNTimeBin-.5);
  hist->GetXaxis()->SetTitle("ADC Channel");
  hist->GetYaxis()->SetTitle("Timebin");
  hist->SetStats(kFALSE);

  if (opt.Contains("R")) {
    for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
      for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++) {
        hist->SetBinContent(iAdc+1, iTimeBin+1, fADCR[iAdc][iTimeBin] >> fgkAddDigits);
      }
    }
  }
  else {
    for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
      for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++) {
        hist->SetBinContent(iAdc+1, iTimeBin+1, fADCF[iAdc][iTimeBin] >> fgkAddDigits);
      }
    }
  }
  hist->Draw("colz");

  if (opt.Contains("H")) {
    TGraph *grHits = new TGraph();
    for (Int_t iHit = 0; iHit < fNHits; iHit++) {
      grHits->SetPoint(iHit,
                       fHits[iHit].fChannel + 1 + fHits[iHit].fYpos/256.,
                       fHits[iHit].fTimebin);
    }
    grHits->Draw("*");
  }

  if (opt.Contains("T")) {
    TLine *trklLines = new TLine[4];
    for (Int_t iTrkl = 0; iTrkl < fTrackletArray->GetEntries(); iTrkl++) {
      AliTRDtrackletMCM *trkl = (AliTRDtrackletMCM*) (*fTrackletArray)[iTrkl];
      Float_t padWidth = 0.635 + 0.03 * (fDetector % 6);
      Float_t offset   = padWidth/256. * ((((((fRobPos & 0x1) << 2) + (fMcmPos & 0x3)) * 18) << 8) - ((18*4*2 - 18*2 - 3) << 7)); // revert adding offset in FitTracklet
      Int_t   ndrift   = fTrapConfig->GetDmemUnsigned(fgkDmemAddrNdrift, fDetector, fRobPos, fMcmPos) >> 5;
      Float_t slope    = 0;
      if (ndrift)
	slope = trkl->GetdY() * 140e-4 / ndrift;

      Int_t t0 = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPFS, fDetector, fRobPos, fMcmPos);
      Int_t t1 = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPFE, fDetector, fRobPos, fMcmPos);

      trklLines[iTrkl].SetX1((offset - (trkl->GetY() - slope * t0)) / padWidth); // ??? sign?
      trklLines[iTrkl].SetY1(t0);
      trklLines[iTrkl].SetX2((offset - (trkl->GetY() - slope * t1)) / padWidth); // ??? sign?
      trklLines[iTrkl].SetY2(t1);
      trklLines[iTrkl].SetLineColor(2);
      trklLines[iTrkl].SetLineWidth(2);
      printf("Tracklet %i: y = %f, dy = %f, offset = %f\n", iTrkl, trkl->GetY(), (trkl->GetdY() * 140e-4), offset);
      trklLines[iTrkl].Draw();
    }
  }
}

void AliTRDmcmSim::SetData( Int_t adc, const Int_t* const data )
{
  //
  // Store ADC data into array of raw data
  //

  if( !CheckInitialized() ) return;

  if( adc < 0 || adc >= AliTRDfeeParam::GetNadcMcm() ) {
    AliError(Form ("Error: ADC %i is out of range (0 .. %d).", adc, AliTRDfeeParam::GetNadcMcm()-1));
    return;
  }

  for( Int_t it = 0 ;  it < fNTimeBin ; it++ ) {
    fADCR[adc][it] = (Int_t) (data[it]) << fgkAddDigits;
    fADCF[adc][it] = (Int_t) (data[it]) << fgkAddDigits;
  }
}

void AliTRDmcmSim::SetData( Int_t adc, Int_t it, Int_t data )
{
  //
  // Store ADC data into array of raw data
  //

  if( !CheckInitialized() ) return;

  if( adc < 0 || adc >= AliTRDfeeParam::GetNadcMcm() ) {
    AliError(Form ("Error: ADC %i is out of range (0 .. %d).", adc, AliTRDfeeParam::GetNadcMcm()-1));
    return;
  }

  fADCR[adc][it] = data << fgkAddDigits;
  fADCF[adc][it] = data << fgkAddDigits;
}

void AliTRDmcmSim::SetData(AliTRDarrayADC* const adcArray, AliTRDdigitsManager * const digitsManager)
{
  // Set the ADC data from an AliTRDarrayADC

  if( !CheckInitialized() )
    return;

  fDigitsManager = digitsManager;
  if (fDigitsManager) {
    for (Int_t iDict = 0; iDict < 3; iDict++) {
      AliTRDarrayDictionary *newDict = (AliTRDarrayDictionary*) fDigitsManager->GetDictionary(fDetector, iDict);
      if (fDict[iDict] != 0x0 && newDict != 0x0) {

        if (fDict[iDict] == newDict)
          continue;

        fDict[iDict] = newDict;
	if(fDict[iDict]->GetDim() != 0)
	  fDict[iDict]->Expand();
      }
      else {
        fDict[iDict] = newDict;
        if (fDict[iDict] && (fDict[iDict]->GetDim() != 0) )
          fDict[iDict]->Expand();
      }

      // If there is no data, set dictionary to zero to avoid crashes
      if (fDict[iDict]->GetDim() == 0)  {
	 // AliError(Form("Dictionary %i of det. %i has dim. 0", iDict, fDetector));
        fDict[iDict] = 0x0;
      }
    }
  }

  if (fNTimeBin != adcArray->GetNtime())
    SetNTimebins(adcArray->GetNtime());

  Int_t offset = (fMcmPos % 4 + 1) * 21 + (fRobPos % 2) * 84 - 1;

  for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
    for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++) {
      Int_t value = adcArray->GetDataByAdcCol(GetRow(), offset - iAdc, iTimeBin);
      // treat 0 as suppressed,
      // this is not correct but reported like that from arrayADC
      if (value <= 0 || (offset - iAdc < 1) || (offset - iAdc > 165)) {
        fADCR[iAdc][iTimeBin] = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFPNP, fDetector, fRobPos, fMcmPos) + (fgAddBaseline << fgkAddDigits);
        fADCF[iAdc][iTimeBin] = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPFP, fDetector, fRobPos, fMcmPos) + (fgAddBaseline << fgkAddDigits);
      }
      else {
        fZSMap[iAdc] = 0;
        fADCR[iAdc][iTimeBin] = (value << fgkAddDigits) + (fgAddBaseline << fgkAddDigits);
        fADCF[iAdc][iTimeBin] = (value << fgkAddDigits) + (fgAddBaseline << fgkAddDigits);
      }
    }
  }
}

void AliTRDmcmSim::SetDataByPad(const AliTRDarrayADC* const adcArray, AliTRDdigitsManager * const digitsManager)
{
  // Set the ADC data from an AliTRDarrayADC
  // (by pad, to be used during initial reading in simulation)

  if( !CheckInitialized() )
    return;

  fDigitsManager = digitsManager;
  if (fDigitsManager) {
    for (Int_t iDict = 0; iDict < 3; iDict++) {
      AliTRDarrayDictionary *newDict = (AliTRDarrayDictionary*) fDigitsManager->GetDictionary(fDetector, iDict);
      if (fDict[iDict] != 0x0 && newDict != 0x0) {

        if (fDict[iDict] == newDict)
          continue;

        fDict[iDict] = newDict;
        fDict[iDict]->Expand();
      }
      else {
        fDict[iDict] = newDict;
        if (fDict[iDict])
          fDict[iDict]->Expand();
      }

      // If there is no data, set dictionary to zero to avoid crashes
      if (fDict[iDict]->GetDim() == 0)  {
        AliError(Form("Dictionary %i of det. %i has dim. 0", iDict, fDetector));
        fDict[iDict] = 0x0;
      }
    }
  }

  if (fNTimeBin != adcArray->GetNtime())
    SetNTimebins(adcArray->GetNtime());

  Int_t offset = (fMcmPos % 4 + 1) * 18 + (fRobPos % 2) * 72 + 1;

  for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
    for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++) {
      Int_t value = -1;
      Int_t pad = offset - iAdc;
      if (pad > -1 && pad < 144)
	value = adcArray->GetData(GetRow(), offset - iAdc, iTimeBin);
      //      Int_t value = adcArray->GetDataByAdcCol(GetRow(), offset - iAdc, iTimeBin);
      if (value < 0 || (offset - iAdc < 1) || (offset - iAdc > 165)) {
        fADCR[iAdc][iTimeBin] = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFPNP, fDetector, fRobPos, fMcmPos) + (fgAddBaseline << fgkAddDigits);
        fADCF[iAdc][iTimeBin] = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPFP, fDetector, fRobPos, fMcmPos) + (fgAddBaseline << fgkAddDigits);
      }
      else {
        fZSMap[iAdc] = 0;
        fADCR[iAdc][iTimeBin] = (value << fgkAddDigits) + (fgAddBaseline << fgkAddDigits);
        fADCF[iAdc][iTimeBin] = (value << fgkAddDigits) + (fgAddBaseline << fgkAddDigits);
      }
    }
  }
}

void AliTRDmcmSim::SetDataPedestal( Int_t adc )
{
  //
  // Store ADC data into array of raw data
  //

  if( !CheckInitialized() )
    return;

  if( adc < 0 || adc >= AliTRDfeeParam::GetNadcMcm() ) {
    return;
  }

  for( Int_t it = 0 ; it < fNTimeBin ; it++ ) {
    fADCR[adc][it] = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFPNP, fDetector, fRobPos, fMcmPos) + (fgAddBaseline << fgkAddDigits);
    fADCF[adc][it] = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPFP, fDetector, fRobPos, fMcmPos) + (fgAddBaseline << fgkAddDigits);
  }
}

Bool_t AliTRDmcmSim::GetHit(Int_t index, Int_t &channel, Int_t &timebin, Int_t &qtot, Int_t &ypos, Float_t &y, Int_t &label) const
{
  // retrieve the MC hit information (not available in TRAP hardware)

  if (index < 0 || index >= fNHits)
    return kFALSE;

  channel = fHits[index].fChannel;
  timebin = fHits[index].fTimebin;
  qtot    = fHits[index].fQtot;
  ypos    = fHits[index].fYpos;
  y       = (Float_t) ((((((fRobPos & 0x1) << 2) + (fMcmPos & 0x3)) * 18) << 8) - ((18*4*2 - 18*2 - 1) << 7) -
                        (channel << 8) - ypos)
    * (0.635 + 0.03 * (fDetector % 6))
    / 256.0;
  label   = fHits[index].fLabel[0];

  return kTRUE;
}

Int_t AliTRDmcmSim::GetCol( Int_t adc )
{
  //
  // Return column id of the pad for the given ADC channel
  //

  if( !CheckInitialized() )
    return -1;

  Int_t col = fFeeParam->GetPadColFromADC(fRobPos, fMcmPos, adc);
  if (col < 0 || col >= fFeeParam->GetNcol())
    return -1;
  else
    return col;
}

Int_t AliTRDmcmSim::ProduceRawStream( UInt_t *buf, Int_t bufSize, UInt_t iEv) const
{
  //
  // Produce raw data stream from this MCM and put in buf
  // Returns number of words filled, or negative value
  // with -1 * number of overflowed words
  //

  if( !CheckInitialized() )
    return 0;

  UInt_t  x;
  UInt_t  mcmHeader = 0;
  UInt_t  adcMask = 0;
  Int_t   nw  = 0;  // Number of written words
  Int_t   of  = 0;  // Number of overflowed words
  Int_t   rawVer   = fFeeParam->GetRAWversion();
  Int_t **adc;
  Int_t   nActiveADC = 0;	// number of activated ADC bits in a word

  if( !CheckInitialized() )
    return 0;

  if (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kEBSF, fDetector, fRobPos, fMcmPos) != 0) // store unfiltered data
    adc = fADCR;
  else
    adc = fADCF;

  // Produce ADC mask : nncc cccm mmmm mmmm mmmm mmmm mmmm 1100
  // 				n : unused , c : ADC count, m : selected ADCs
  if( rawVer >= 3 &&
      (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kC15CPUA, fDetector, fRobPos, fMcmPos) & (1 << 13))) { // check for zs flag in TRAP configuration
    for( Int_t iAdc = 0 ; iAdc < AliTRDfeeParam::GetNadcMcm() ; iAdc++ ) {
      if( ~fZSMap[iAdc] != 0 ) { //  0 means not suppressed
	adcMask |= (1 << (iAdc+4) );	// last 4 digit reserved for 1100=0xc
	nActiveADC++;		// number of 1 in mmm....m
      }
    }

    if ((nActiveADC == 0) &&
	(fTrapConfig->GetTrapReg(AliTRDtrapConfig::kC15CPUA, fDetector, fRobPos, fMcmPos) & (1 << 8))) // check for DEH flag in TRAP configuration
      return 0;

    // assemble adc mask word
    adcMask |= (1 << 30) | ( ( 0x3FFFFFFC ) & (~(nActiveADC) << 25) ) | 0xC;	// nn = 01, ccccc are inverted, 0xc=1100
  }

  // MCM header
  mcmHeader = (1<<31) | (fRobPos << 28) | (fMcmPos << 24) | ((iEv % 0x100000) << 4) | 0xC;
  if (nw < bufSize)
    buf[nw++] = mcmHeader;
  else
    of++;

  // ADC mask
  if( adcMask != 0 ) {
    if (nw < bufSize)
      buf[nw++] = adcMask;
    else
      of++;
  }

  // Produce ADC data. 3 timebins are packed into one 32 bits word
  // In this version, different ADC channel will NOT share the same word

  UInt_t aa=0, a1=0, a2=0, a3=0;

  for (Int_t iAdc = 0; iAdc < 21; iAdc++ ) {
    if( rawVer>= 3 && ~fZSMap[iAdc] == 0 ) continue; // Zero Suppression, 0 means not suppressed
    aa = !(iAdc & 1) + 2;
    for (Int_t iT = 0; iT < fNTimeBin; iT+=3 ) {
      a1 = ((iT    ) < fNTimeBin ) ? adc[iAdc][iT  ] >> fgkAddDigits : 0;
      a2 = ((iT + 1) < fNTimeBin ) ? adc[iAdc][iT+1] >> fgkAddDigits : 0;
      a3 = ((iT + 2) < fNTimeBin ) ? adc[iAdc][iT+2] >> fgkAddDigits : 0;
      x = (a3 << 22) | (a2 << 12) | (a1 << 2) | aa;
      if (nw < bufSize) {
        buf[nw++] = x;
      }
      else {
        of++;
      }
    }
  }

  if( of != 0 ) return -of; else return nw;
}

Int_t AliTRDmcmSim::ProduceTrackletStream( UInt_t *buf, Int_t bufSize )
{
  //
  // Produce tracklet data stream from this MCM and put in buf
  // Returns number of words filled, or negative value
  // with -1 * number of overflowed words
  //

  if( !CheckInitialized() )
    return 0;

  Int_t   nw  = 0;  // Number of written words
  Int_t   of  = 0;  // Number of overflowed words

  // Produce tracklet data. A maximum of four 32 Bit words will be written per MCM
  // fMCMT is filled continuously until no more tracklet words available

  for (Int_t iTracklet = 0; iTracklet < fTrackletArray->GetEntriesFast(); iTracklet++) {
    if (nw < bufSize)
      buf[nw++] = ((AliTRDtrackletMCM*) (*fTrackletArray)[iTracklet])->GetTrackletWord();
    else
      of++;
  }

  if( of != 0 ) return -of; else return nw;
}

void AliTRDmcmSim::Filter()
{
  //
  // Filter the raw ADC values. The active filter stages and their
  // parameters are taken from AliTRDtrapConfig.
  // The raw data is stored separate from the filtered data. Thus,
  // it is possible to run the filters on a set of raw values
  // sequentially for parameter tuning.
  //

  if( !CheckInitialized() )
    return;

  // Apply filters sequentially. Bypass is handled by filters
  // since counters and internal registers may be updated even
  // if the filter is bypassed.
  // The first filter takes the data from fADCR and
  // outputs to fADCF.

  // Non-linearity filter not implemented.
  FilterPedestal();
  FilterGain();
  FilterTail();
  // Crosstalk filter not implemented.
}

void AliTRDmcmSim::FilterPedestalInit(Int_t baseline)
{
  // Initializes the pedestal filter assuming that the input has
  // been constant for a long time (compared to the time constant).

  UShort_t    fptc = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFPTC, fDetector, fRobPos, fMcmPos); // 0..3, 0 - fastest, 3 - slowest

  for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++)
    fPedAcc[iAdc] = (baseline << 2) * (1 << fgkFPshifts[fptc]);
}

UShort_t AliTRDmcmSim::FilterPedestalNextSample(Int_t adc, Int_t timebin, UShort_t value)
{
  // Returns the output of the pedestal filter given the input value.
  // The output depends on the internal registers and, thus, the
  // history of the filter.

  UShort_t    fpnp = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFPNP, fDetector, fRobPos, fMcmPos); // 0..511 -> 0..127.75, pedestal at the output
  UShort_t    fptc = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFPTC, fDetector, fRobPos, fMcmPos); // 0..3, 0 - fastest, 3 - slowest
  UShort_t    fpby = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFPBY, fDetector, fRobPos, fMcmPos); // 0..1 bypass, active low

  UShort_t accumulatorShifted;
  Int_t correction;
  UShort_t inpAdd;

  inpAdd = value + fpnp;

  accumulatorShifted = (fPedAcc[adc] >> fgkFPshifts[fptc]) & 0x3FF;   // 10 bits
  if (timebin == 0) // the accumulator is disabled in the drift time
  {
    correction = (value & 0x3FF) - accumulatorShifted;
    fPedAcc[adc] = (fPedAcc[adc] + correction) & 0x7FFFFFFF;             // 31 bits
  }

  if (fpby == 0)
    return value;

  if (inpAdd <= accumulatorShifted)
    return 0;
  else
  {
    inpAdd = inpAdd - accumulatorShifted;
    if (inpAdd > 0xFFF)
      return 0xFFF;
    else
      return inpAdd;
  }
}

void AliTRDmcmSim::FilterPedestal()
{
  //
  // Apply pedestal filter
  //
  // As the first filter in the chain it reads data from fADCR
  // and outputs to fADCF.
  // It has only an effect if previous samples have been fed to
  // find the pedestal. Currently, the simulation assumes that
  // the input has been stable for a sufficiently long time.

  for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
    for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++) {
      fADCF[iAdc][iTimeBin] = FilterPedestalNextSample(iAdc, iTimeBin, fADCR[iAdc][iTimeBin]);
    }
  }
}

void AliTRDmcmSim::FilterGainInit()
{
  // Initializes the gain filter. In this case, only threshold
  // counters are reset.

  for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++) {
    // these are counters which in hardware continue
    // until maximum or reset
    fGainCounterA[iAdc] = 0;
    fGainCounterB[iAdc] = 0;
  }
}

UShort_t AliTRDmcmSim::FilterGainNextSample(Int_t adc, UShort_t value)
{
  // Apply the gain filter to the given value.
  // BEGIN_LATEX O_{i}(t) = #gamma_{i} * I_{i}(t) + a_{i} END_LATEX
  // The output depends on the internal registers and, thus, the
  // history of the filter.

  UShort_t    fgby = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFGBY, fDetector, fRobPos, fMcmPos); // bypass, active low
  UShort_t    fgf  = fTrapConfig->GetTrapReg(AliTRDtrapConfig::TrapReg_t(AliTRDtrapConfig::kFGF0 + adc), fDetector, fRobPos, fMcmPos); // 0x700 + (0 & 0x1ff);
  UShort_t    fga  = fTrapConfig->GetTrapReg(AliTRDtrapConfig::TrapReg_t(AliTRDtrapConfig::kFGA0 + adc), fDetector, fRobPos, fMcmPos); // 40;
  UShort_t    fgta = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFGTA, fDetector, fRobPos, fMcmPos); // 20;
  UShort_t    fgtb = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFGTB, fDetector, fRobPos, fMcmPos); // 2060;

  UInt_t fgfExtended = 0x700 + fgf;      // The corr factor which is finally applied has to be extended by 0x700 (hex) or 0.875 (dec)
                                         // because fgf=0 correspons to 0.875 and fgf=511 correspons to 1.125 - 2^(-11)
                                         // (see TRAP User Manual for details)

  UInt_t corr; // corrected value

  value &= 0xFFF;
  corr = (value * fgfExtended) >> 11;
  corr = corr > 0xfff ? 0xfff : corr;
  corr = AddUintClipping(corr, fga, 12);

  // Update threshold counters
  // not really useful as they are cleared with every new event
  if (!((fGainCounterA[adc] == 0x3FFFFFF) || (fGainCounterB[adc] == 0x3FFFFFF)))
  // stop when full
  {
    if (corr >= fgtb)
      fGainCounterB[adc]++;
    else if (corr >= fgta)
      fGainCounterA[adc]++;
  }

  if (fgby == 1)
    return corr;
  else
    return value;
}

void AliTRDmcmSim::FilterGain()
{
  // Read data from fADCF and apply gain filter.

  for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++) {
    for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
        fADCF[iAdc][iTimeBin] = FilterGainNextSample(iAdc, fADCF[iAdc][iTimeBin]);
    }
  }
}

void AliTRDmcmSim::FilterTailInit(Int_t baseline)
{
  // Initializes the tail filter assuming that the input has
  // been at the baseline value (configured by FTFP) for a
  // sufficiently long time.

  // exponents and weight calculated from configuration
  UShort_t    alphaLong = 0x3ff & fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFTAL, fDetector, fRobPos, fMcmPos); // the weight of the long component
  UShort_t    lambdaLong = (1 << 10) | (1 << 9) | (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFTLL, fDetector, fRobPos, fMcmPos) & 0x1FF); // the multiplier
  UShort_t    lambdaShort = (0 << 10) | (1 << 9) | (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFTLS, fDetector, fRobPos, fMcmPos) & 0x1FF); // the multiplier

  Float_t lambdaL = lambdaLong  * 1.0 / (1 << 11);
  Float_t lambdaS = lambdaShort * 1.0 / (1 << 11);
  Float_t alphaL  = alphaLong   * 1.0 / (1 << 11);
  Float_t qup, qdn;
  qup = (1 - lambdaL) * (1 - lambdaS);
  qdn = 1 - lambdaS * alphaL - lambdaL * (1 - alphaL);
  Float_t kdc = qup/qdn;

  Float_t kt, ql, qs;
  UShort_t aout;

  if (baseline < 0)
    baseline = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFPNP, fDetector, fRobPos, fMcmPos);

  ql = lambdaL * (1 - lambdaS) *      alphaL;
  qs = lambdaS * (1 - lambdaL) * (1 - alphaL);

  for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++) {
    Int_t value = baseline & 0xFFF;
    Int_t corr = (value * fTrapConfig->GetTrapReg(AliTRDtrapConfig::TrapReg_t(AliTRDtrapConfig::kFGF0 + iAdc), fDetector, fRobPos, fMcmPos)) >> 11;
    corr = corr > 0xfff ? 0xfff : corr;
    corr = AddUintClipping(corr, fTrapConfig->GetTrapReg(AliTRDtrapConfig::TrapReg_t(AliTRDtrapConfig::kFGA0 + iAdc), fDetector, fRobPos, fMcmPos), 12);

    kt = kdc * baseline;
    aout = baseline - (UShort_t) kt;

    fTailAmplLong[iAdc]  = (UShort_t) (aout * ql / (ql + qs));
    fTailAmplShort[iAdc] = (UShort_t) (aout * qs / (ql + qs));
  }
}

UShort_t AliTRDmcmSim::FilterTailNextSample(Int_t adc, UShort_t value)
{
  // Returns the output of the tail filter for the given input value.
  // The output depends on the internal registers and, thus, the
  // history of the filter.

  // exponents and weight calculated from configuration
  UShort_t    alphaLong   = 0x3ff & fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFTAL, fDetector, fRobPos, fMcmPos);                          // the weight of the long component
  UShort_t    lambdaLong  = (1 << 10) | (1 << 9) | (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFTLL, fDetector, fRobPos, fMcmPos) & 0x1FF); // the multiplier of the long component
  UShort_t    lambdaShort = (0 << 10) | (1 << 9) | (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFTLS, fDetector, fRobPos, fMcmPos) & 0x1FF); // the multiplier of the short component

  // intermediate signals
  UInt_t   aDiff;
  UInt_t   alInpv;
  UShort_t aQ;
  UInt_t   tmp;

  UShort_t inpVolt = value & 0xFFF;    // 12 bits

  // add the present generator outputs
  aQ = AddUintClipping(fTailAmplLong[adc], fTailAmplShort[adc], 12);

  // calculate the difference between the input and the generated signal
  if (inpVolt > aQ)
    aDiff = inpVolt - aQ;
  else
    aDiff = 0;

  // the inputs to the two generators, weighted
  alInpv = (aDiff * alphaLong) >> 11;

  // the new values of the registers, used next time
  // long component
  tmp = AddUintClipping(fTailAmplLong[adc], alInpv, 12);
  tmp =  (tmp * lambdaLong) >> 11;
  fTailAmplLong[adc] = tmp & 0xFFF;
  // short component
  tmp = AddUintClipping(fTailAmplShort[adc], aDiff - alInpv, 12);
  tmp =  (tmp * lambdaShort) >> 11;
  fTailAmplShort[adc] = tmp & 0xFFF;

  // the output of the filter
  if (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kFTBY, fDetector, fRobPos, fMcmPos) == 0) // bypass mode, active low
    return value;
  else
    return aDiff;
}

void AliTRDmcmSim::FilterTail()
{
  // Apply tail cancellation filter to all data.

  for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
    for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++) {
      fADCF[iAdc][iTimeBin] = FilterTailNextSample(iAdc, fADCF[iAdc][iTimeBin]);
    }
  }
}

void AliTRDmcmSim::ZSMapping()
{
  //
  // Zero Suppression Mapping implemented in TRAP chip
  // only implemented for up to 30 timebins
  //
  // See detail TRAP manual "Data Indication" section:
  // http://www.kip.uni-heidelberg.de/ti/TRD/doc/trap/TRAP-UserManual.pdf
  //

  if( !CheckInitialized() )
    return;

  Int_t eBIS = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kEBIS, fDetector, fRobPos, fMcmPos);
  Int_t eBIT = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kEBIT, fDetector, fRobPos, fMcmPos);
  Int_t eBIL = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kEBIL, fDetector, fRobPos, fMcmPos);
  Int_t eBIN = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kEBIN, fDetector, fRobPos, fMcmPos);

  Int_t **adc = fADCF;

  for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++)
    fZSMap[iAdc] = -1;

  for( Int_t it = 0 ; it < fNTimeBin ; it++ ) {
    Int_t iAdc; // current ADC channel
    Int_t ap;
    Int_t ac;
    Int_t an;
    Int_t mask;
    Int_t supp; // suppression of the current channel (low active)

    // ----- first channel -----
    iAdc = 0;

    ap = 0 >> fgkAddDigits;               // previous
    ac = adc[iAdc  ][it] >> fgkAddDigits; // current
    an = adc[iAdc+1][it] >> fgkAddDigits; // next

    mask  = ( ac >=  ap && ac >=  an ) ? 0 : 0x1; // peak center detection
    mask += ( ap + ac + an > eBIT )    ? 0 : 0x2; // cluster
    mask += ( ac > eBIS )              ? 0 : 0x4; // absolute large peak

    supp = (eBIL >> mask) & 1;

    fZSMap[iAdc] &= ~((1-supp) << it);
    if( eBIN == 0 ) {  // neighbour sensitivity
      fZSMap[iAdc+1] &= ~((1-supp) << it);
    }

    // ----- last channel -----
    iAdc = AliTRDfeeParam::GetNadcMcm() - 1;

    ap = adc[iAdc-1][it] >> fgkAddDigits; // previous
    ac = adc[iAdc  ][it] >> fgkAddDigits; // current
    an = 0 >> fgkAddDigits;               // next

    mask  = ( ac >=  ap && ac >=  an ) ? 0 : 0x1; // peak center detection
    mask += ( ap + ac + an > eBIT )    ? 0 : 0x2; // cluster
    mask += ( ac > eBIS )              ? 0 : 0x4; // absolute large peak

    supp = (eBIL >> mask) & 1;

    fZSMap[iAdc] &= ~((1-supp) << it);
    if( eBIN == 0 ) {  // neighbour sensitivity
      fZSMap[iAdc-1] &= ~((1-supp) << it);
    }

    // ----- middle channels -----
    for( iAdc = 1 ; iAdc < AliTRDfeeParam::GetNadcMcm()-1; iAdc++ ) {
      ap = adc[iAdc-1][it] >> fgkAddDigits; // previous
      ac = adc[iAdc  ][it] >> fgkAddDigits; // current
      an = adc[iAdc+1][it] >> fgkAddDigits; // next

      mask  = ( ac >=  ap && ac >=  an ) ? 0 : 0x1; // peak center detection
      mask += ( ap + ac + an > eBIT )    ? 0 : 0x2; // cluster
      mask += ( ac > eBIS )              ? 0 : 0x4; // absolute large peak

      supp = (eBIL >> mask) & 1;

      fZSMap[iAdc] &= ~((1-supp) << it);
      if( eBIN == 0 ) {  // neighbour sensitivity
        fZSMap[iAdc-1] &= ~((1-supp) << it);
        fZSMap[iAdc+1] &= ~((1-supp) << it);
      }
    }

  }
}

void AliTRDmcmSim::AddHitToFitreg(Int_t adc, UShort_t timebin, UShort_t qtot, Short_t ypos, Int_t label[])
{
  // Add the given hit to the fit register which is lateron used for
  // the tracklet calculation.
  // In addition to the fit sums in the fit register MC information
  // is stored.

  if ((timebin >= fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQS0, fDetector, fRobPos, fMcmPos)) &&
      (timebin <  fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQE0, fDetector, fRobPos, fMcmPos)))
    fFitReg[adc].fQ0 += qtot;

  if ((timebin >= fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQS1, fDetector, fRobPos, fMcmPos)) &&
      (timebin <  fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQE1, fDetector, fRobPos, fMcmPos)))
    fFitReg[adc].fQ1 += qtot;

  if ((timebin >= fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPFS, fDetector, fRobPos, fMcmPos) ) &&
      (timebin <  fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPFE, fDetector, fRobPos, fMcmPos)))
  {
    fFitReg[adc].fSumX  += timebin;
    fFitReg[adc].fSumX2 += timebin*timebin;
    fFitReg[adc].fNhits++;
    fFitReg[adc].fSumY  += ypos;
    fFitReg[adc].fSumY2 += ypos*ypos;
    fFitReg[adc].fSumXY += timebin*ypos;
    AliDebug(10, Form("fitreg[%2i] in timebin %2i: X=%i, X2=%i, N=%i, Y=%i, Y2=%i, XY=%i, Q0=%i, Q1=%i",
		      adc, timebin, fFitReg[adc].fSumX, fFitReg[adc].fSumX2, fFitReg[adc].fNhits,
		      fFitReg[adc].fSumY, fFitReg[adc].fSumY2, fFitReg[adc].fSumXY, fFitReg[adc].fQ0, fFitReg[adc].fQ1));
  }

  // register hits (MC info)
  fHits[fNHits].fChannel = adc;
  fHits[fNHits].fQtot = qtot;
  fHits[fNHits].fYpos = ypos;
  fHits[fNHits].fTimebin = timebin;
  fHits[fNHits].fLabel[0] = label[0];
  fHits[fNHits].fLabel[1] = label[1];
  fHits[fNHits].fLabel[2] = label[2];
  fNHits++;
}

void AliTRDmcmSim::CalcFitreg()
{
  // Preprocessing.
  // Detect the hits and fill the fit registers.
  // Requires 12-bit data from fADCF which means Filter()
  // has to be called before even if all filters are bypassed.

  //??? to be clarified:
  UInt_t adcMask = 0xffffffff;

  Bool_t hitQual;
  Int_t adcLeft, adcCentral, adcRight;
  UShort_t timebin, adcch, timebin1, timebin2, qtotTemp;
  Short_t ypos, fromLeft, fromRight, found;
  UShort_t qTotal[19+1]; // the last is dummy
  UShort_t marked[6], qMarked[6], worse1, worse2;

  if (fgStoreClusters) {
    timebin1 = 0;
    timebin2 = fNTimeBin;
  }
  else {
    // find first timebin to be looked at
    timebin1 = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPFS, fDetector, fRobPos, fMcmPos);
    if (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQS0, fDetector, fRobPos, fMcmPos)
	< timebin1)
      timebin1 = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQS0, fDetector, fRobPos, fMcmPos);
    if (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQS1, fDetector, fRobPos, fMcmPos)
	< timebin1)
      timebin1 = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQS1, fDetector, fRobPos, fMcmPos);

    // find last timebin to be looked at
    timebin2 = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPFE, fDetector, fRobPos, fMcmPos);
    if (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQE0, fDetector, fRobPos, fMcmPos)
	> timebin2)
      timebin2 = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQE0, fDetector, fRobPos, fMcmPos);
    if (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQE1, fDetector, fRobPos, fMcmPos)
	> timebin2)
      timebin2 = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQE1, fDetector, fRobPos, fMcmPos);
  }

  // reset the fit registers
  fNHits = 0;
  for (adcch = 0; adcch < AliTRDfeeParam::GetNadcMcm()-2; adcch++) // due to border channels
  {
    fFitReg[adcch].fNhits = 0;
    fFitReg[adcch].fQ0    = 0;
    fFitReg[adcch].fQ1    = 0;
    fFitReg[adcch].fSumX  = 0;
    fFitReg[adcch].fSumY  = 0;
    fFitReg[adcch].fSumX2 = 0;
    fFitReg[adcch].fSumY2 = 0;
    fFitReg[adcch].fSumXY = 0;
  }

  for (timebin = timebin1; timebin < timebin2; timebin++)
  {
    // first find the hit candidates and store the total cluster charge in qTotal array
    // in case of not hit store 0 there.
    for (adcch = 0; adcch < AliTRDfeeParam::GetNadcMcm()-2; adcch++) {
      if ( ( (adcMask >> adcch) & 7) == 7) //??? all 3 channels are present in case of ZS
      {
        adcLeft  = fADCF[adcch  ][timebin];
        adcCentral  = fADCF[adcch+1][timebin];
        adcRight = fADCF[adcch+2][timebin];

        if (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPVBY, fDetector, fRobPos, fMcmPos) == 0) {
	  // bypass the cluster verification
          hitQual = kTRUE;
	}
        else {
          hitQual = ( (adcLeft * adcRight) <
		      ((fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPVT, fDetector, fRobPos, fMcmPos) * adcCentral*adcCentral) >> 10) );
	  if (hitQual)
	    AliDebug(5, Form("cluster quality cut passed with %3i, %3i, %3i - threshold %3i -> %i",
			     adcLeft, adcCentral, adcRight,
			     fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPVT, fDetector, fRobPos, fMcmPos),
			     fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPVT, fDetector, fRobPos, fMcmPos) * adcCentral*adcCentral));
	}

        // The accumulated charge is with the pedestal!!!
        qtotTemp = adcLeft + adcCentral + adcRight;
	if ((fDebugStream) && (qtotTemp > 130)) {
	  (*fDebugStream) << "testtree"
			  << "qtot=" << qtotTemp
			  << "qleft=" << adcLeft
			  << "qcent=" << adcCentral
			  << "qright=" << adcRight
			  << "\n";
	}
        if ( (hitQual) &&
             (qtotTemp >= fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPHT, fDetector, fRobPos, fMcmPos)) &&
             (adcLeft <= adcCentral) &&
             (adcCentral > adcRight) )
          qTotal[adcch] = qtotTemp;
        else
          qTotal[adcch] = 0;
      }
      else
        qTotal[adcch] = 0; //jkl
      if (qTotal[adcch] != 0)
        AliDebug(10,Form("ch %2d   qTotal %5d",adcch, qTotal[adcch]));
    }

    fromLeft = -1;
    adcch = 0;
    found = 0;
    marked[4] = 19; // invalid channel
    marked[5] = 19; // invalid channel
    qTotal[19] = 0;
    while ((adcch < 16) && (found < 3))
    {
      if (qTotal[adcch] > 0)
      {
        fromLeft = adcch;
        marked[2*found+1]=adcch;
        found++;
      }
      adcch++;
    }

    fromRight = -1;
    adcch = 18;
    found = 0;
    while ((adcch > 2) && (found < 3))
    {
      if (qTotal[adcch] > 0)
      {
        marked[2*found]=adcch;
        found++;
        fromRight = adcch;
      }
      adcch--;
    }

    AliDebug(10,Form("Fromleft=%d, Fromright=%d",fromLeft, fromRight));
    // here mask the hit candidates in the middle, if any
    if ((fromLeft >= 0) && (fromRight >= 0) && (fromLeft < fromRight))
      for (adcch = fromLeft+1; adcch < fromRight; adcch++)
        qTotal[adcch] = 0;

    found = 0;
    for (adcch = 0; adcch < 19; adcch++)
      if (qTotal[adcch] > 0) found++;
    // NOT READY

    if (found > 4) // sorting like in the TRAP in case of 5 or 6 candidates!
    {
      if (marked[4] == marked[5]) marked[5] = 19;
      for (found=0; found<6; found++)
      {
        qMarked[found] = qTotal[marked[found]] >> 4;
        AliDebug(10,Form("ch_%d qTotal %d qTotals %d",marked[found],qTotal[marked[found]],qMarked[found]));
      }

      Sort6To2Worst(marked[0], marked[3], marked[4], marked[1], marked[2], marked[5],
                    qMarked[0],
                    qMarked[3],
                    qMarked[4],
                    qMarked[1],
                    qMarked[2],
                    qMarked[5],
                    &worse1, &worse2);
      // Now mask the two channels with the smallest charge
      if (worse1 < 19)
      {
        qTotal[worse1] = 0;
        AliDebug(10,Form("Kill ch %d\n",worse1));
      }
      if (worse2 < 19)
      {
        qTotal[worse2] = 0;
        AliDebug(10,Form("Kill ch %d\n",worse2));
      }
    }

    for (adcch = 0; adcch < 19; adcch++) {
      if (qTotal[adcch] > 0) // the channel is marked for processing
      {
        adcLeft  = fADCF[adcch  ][timebin];
        adcCentral  = fADCF[adcch+1][timebin];
        adcRight = fADCF[adcch+2][timebin];
        // hit detected, in TRAP we have 4 units and a hit-selection, here we proceed all channels!
        // subtract the pedestal TPFP, clipping instead of wrapping

        Int_t regTPFP = fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPFP, fDetector, fRobPos, fMcmPos);
        AliDebug(10, Form("Hit found, time=%d, adcch=%d/%d/%d, adc values=%d/%d/%d, regTPFP=%d, TPHT=%d\n",
               timebin, adcch, adcch+1, adcch+2, adcLeft, adcCentral, adcRight, regTPFP,
               fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPHT, fDetector, fRobPos, fMcmPos)));

        if (adcLeft  < regTPFP) adcLeft  = 0; else adcLeft  -= regTPFP;
        if (adcCentral  < regTPFP) adcCentral  = 0; else adcCentral  -= regTPFP;
        if (adcRight < regTPFP) adcRight = 0; else adcRight -= regTPFP;

        // Calculate the center of gravity
        // checking for adcCentral != 0 (in case of "bad" configuration)
        if (adcCentral == 0)
          continue;
        ypos = 128*(adcRight - adcLeft) / adcCentral;
        if (ypos < 0) ypos = -ypos;
        // make the correction using the position LUT
        ypos = ypos + fTrapConfig->GetTrapReg((AliTRDtrapConfig::TrapReg_t) (AliTRDtrapConfig::kTPL00 + (ypos & 0x7F)),
					      fDetector, fRobPos, fMcmPos);
        if (adcLeft > adcRight) ypos = -ypos;

        // label calculation (up to 3)
        Int_t mcLabel[] = {-1, -1, -1};
        if (fDigitsManager) {
          const Int_t maxLabels = 9;
          Int_t label[maxLabels] = { 0 }; // up to 9 different labels possible
          Int_t count[maxLabels] = { 0 };
          Int_t nLabels = 0;
          Int_t padcol[3];
          padcol[0] = fFeeParam->GetPadColFromADC(fRobPos, fMcmPos, adcch);
          padcol[1] = fFeeParam->GetPadColFromADC(fRobPos, fMcmPos, adcch+1);
          padcol[2] = fFeeParam->GetPadColFromADC(fRobPos, fMcmPos, adcch+2);
          Int_t padrow = fFeeParam->GetPadRowFromMCM(fRobPos, fMcmPos);
          for (Int_t iDict = 0; iDict < 3; iDict++) {
            if (!fDict[iDict])
              continue;
            for (Int_t iPad = 0; iPad < 3; iPad++) {
              if (padcol[iPad] < 0)
                continue;
              Int_t currLabel = fDict[iDict]->GetData(padrow, padcol[iPad], timebin);
	      AliDebug(10, Form("Read label: %4i for det: %3i, row: %i, col: %i, tb: %i\n", currLabel, fDetector, padrow, padcol[iPad], timebin));
              for (Int_t iLabel = 0; iLabel < nLabels; iLabel++) {
                if (currLabel == label[iLabel]) {
                  count[iLabel]++;
                  currLabel = -1;
                  break;
                }
              }
              if (currLabel >= 0) {
                label[nLabels] = currLabel;
		count[nLabels] = 1;
		nLabels++;
              }
            }
          }
	  Int_t index[2*maxLabels];
	  TMath::Sort(maxLabels, count, index);
	  for (Int_t i = 0; i < 3; i++) {
	    if (count[index[i]] <= 0)
	      break;
	    mcLabel[i] = label[index[i]];
	  }
        }

        // add the hit to the fitregister
        AddHitToFitreg(adcch, timebin, qTotal[adcch] >> fgkAddDigits, ypos, mcLabel);
      }
    }
  }

  for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++) {
    if (fFitReg[iAdc].fNhits != 0) {
      AliDebug(2, Form("fitreg[%i]: nHits = %i, sumX = %i, sumY = %i, sumX2 = %i, sumY2 = %i, sumXY = %i", iAdc,
                       fFitReg[iAdc].fNhits,
                       fFitReg[iAdc].fSumX,
                       fFitReg[iAdc].fSumY,
                       fFitReg[iAdc].fSumX2,
                       fFitReg[iAdc].fSumY2,
                       fFitReg[iAdc].fSumXY
                 ));
    }
  }
}

void AliTRDmcmSim::TrackletSelection()
{
  // Select up to 4 tracklet candidates from the fit registers
  // and assign them to the CPUs.

  UShort_t adcIdx, i, j, ntracks, tmp;
  UShort_t trackletCand[18][2]; // store the adcch[0] and number of hits[1] for all tracklet candidates

  ntracks = 0;
  for (adcIdx = 0; adcIdx < 18; adcIdx++) // ADCs
    if ( (fFitReg[adcIdx].fNhits
          >= fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPCL, fDetector, fRobPos, fMcmPos)) &&
         (fFitReg[adcIdx].fNhits+fFitReg[adcIdx+1].fNhits
          >= fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPCT, fDetector, fRobPos, fMcmPos)))
    {
      trackletCand[ntracks][0] = adcIdx;
      trackletCand[ntracks][1] = fFitReg[adcIdx].fNhits+fFitReg[adcIdx+1].fNhits;
      AliDebug(10,Form("%d  %2d %4d\n", ntracks, trackletCand[ntracks][0], trackletCand[ntracks][1]));
      ntracks++;
    };

  for (i=0; i<ntracks;i++)
    AliDebug(10,Form("%d %d %d\n",i,trackletCand[i][0], trackletCand[i][1]));

  if (ntracks > 4)
  {
    // primitive sorting according to the number of hits
    for (j = 0; j < (ntracks-1); j++)
    {
      for (i = j+1; i < ntracks; i++)
      {
        if ( (trackletCand[j][1]  < trackletCand[i][1]) ||
             ( (trackletCand[j][1] == trackletCand[i][1]) && (trackletCand[j][0] < trackletCand[i][0]) ) )
        {
          // swap j & i
          tmp = trackletCand[j][1];
          trackletCand[j][1] = trackletCand[i][1];
          trackletCand[i][1] = tmp;
          tmp = trackletCand[j][0];
          trackletCand[j][0] = trackletCand[i][0];
          trackletCand[i][0] = tmp;
        }
      }
    }
    ntracks = 4; // cut the rest, 4 is the max
  }
  // else is not necessary to sort

  // now sort, so that the first tracklet going to CPU0 corresponds to the highest adc channel - as in the TRAP
  for (j = 0; j < (ntracks-1); j++)
  {
    for (i = j+1; i < ntracks; i++)
    {
      if (trackletCand[j][0] < trackletCand[i][0])
      {
        // swap j & i
        tmp = trackletCand[j][1];
        trackletCand[j][1] = trackletCand[i][1];
        trackletCand[i][1] = tmp;
        tmp = trackletCand[j][0];
        trackletCand[j][0] = trackletCand[i][0];
        trackletCand[i][0] = tmp;
      }
    }
  }
  for (i = 0; i < ntracks; i++)  // CPUs with tracklets.
    fFitPtr[i] = trackletCand[i][0]; // pointer to the left channel with tracklet for CPU[i]
  for (i = ntracks; i < 4; i++)  // CPUs without tracklets
    fFitPtr[i] = 31;            // pointer to the left channel with tracklet for CPU[i] = 31 (invalid)
  AliDebug(10,Form("found %i tracklet candidates\n", ntracks));
  for (i = 0; i < 4; i++)
    AliDebug(10,Form("fitPtr[%i]: %i\n", i, fFitPtr[i]));
}

void AliTRDmcmSim::FitTracklet()
{
  // Perform the actual tracklet fit based on the fit sums
  // which have been filled in the fit registers.

  // parameters in fitred.asm (fit program)
  Int_t rndAdd = 0;
  Int_t decPlaces = 5; // must be larger than 1 or change the following code
  // if (decPlaces >  1)
    rndAdd = (1 << (decPlaces-1)) + 1;
  // else if (decPlaces == 1)
  //   rndAdd = 1;

  Int_t ndriftDp = 5;  // decimal places for drift time
  Long64_t shift = ((Long64_t) 1 << 32);

  // calculated in fitred.asm
  Int_t padrow = ((fRobPos >> 1) << 2) | (fMcmPos >> 2);
  Int_t yoffs = (((((fRobPos & 0x1) << 2) + (fMcmPos & 0x3)) * 18) << 8) -
    ((18*4*2 - 18*2 - 1) << 7);
  yoffs = yoffs << decPlaces; // holds position of ADC channel 1
  Int_t layer = fDetector % 6;
  UInt_t scaleY = (UInt_t) ((0.635 + 0.03 * layer)/(256.0 * 160.0e-4) * shift);
  UInt_t scaleD = (UInt_t) ((0.635 + 0.03 * layer)/(256.0 * 140.0e-4) * shift);

  Int_t deflCorr = (Int_t) fTrapConfig->GetDmemUnsigned(fgkDmemAddrDeflCorr, fDetector, fRobPos, fMcmPos);
  Int_t ndrift   = (Int_t) fTrapConfig->GetDmemUnsigned(fgkDmemAddrNdrift, fDetector, fRobPos, fMcmPos);

  // local variables for calculation
  Long64_t mult, temp, denom; //???
  UInt_t q0, q1, pid;             // charges in the two windows and total charge
  UShort_t nHits;                 // number of hits
  Int_t slope, offset;            // slope and offset of the tracklet
  Int_t sumX, sumY, sumXY, sumX2; // fit sums from fit registers
  Int_t sumY2;                // not used in the current TRAP program, now used for error calculation (simulation only)
  Float_t fitError, fitSlope, fitOffset;
  FitReg_t *fit0, *fit1;          // pointers to relevant fit registers

//  const uint32_t OneDivN[32] = {  // 2**31/N : exactly like in the TRAP, the simple division here gives the same result!
//      0x00000000, 0x80000000, 0x40000000, 0x2AAAAAA0, 0x20000000, 0x19999990, 0x15555550, 0x12492490,
//      0x10000000, 0x0E38E380, 0x0CCCCCC0, 0x0BA2E8B0, 0x0AAAAAA0, 0x09D89D80, 0x09249240, 0x08888880,
//      0x08000000, 0x07878780, 0x071C71C0, 0x06BCA1A0, 0x06666660, 0x06186180, 0x05D17450, 0x0590B210,
//      0x05555550, 0x051EB850, 0x04EC4EC0, 0x04BDA120, 0x04924920, 0x0469EE50, 0x04444440, 0x04210840};

  for (Int_t cpu = 0; cpu < 4; cpu++) {
    if (fFitPtr[cpu] == 31)
    {
      fMCMT[cpu] = 0x10001000; //??? AliTRDfeeParam::GetTrackletEndmarker();
    }
    else
    {
      fit0 = &fFitReg[fFitPtr[cpu]  ];
      fit1 = &fFitReg[fFitPtr[cpu]+1]; // next channel

      mult = 1;
      mult = mult << (32 + decPlaces);
      mult = -mult;

      // Merging
      nHits   = fit0->fNhits + fit1->fNhits; // number of hits
      sumX    = fit0->fSumX  + fit1->fSumX;
      sumX2   = fit0->fSumX2 + fit1->fSumX2;
      denom   = ((Long64_t) nHits)*((Long64_t) sumX2) - ((Long64_t) sumX)*((Long64_t) sumX);

      mult    = mult / denom; // exactly like in the TRAP program
      q0      = fit0->fQ0    + fit1->fQ0;
      q1      = fit0->fQ1    + fit1->fQ1;
      sumY    = fit0->fSumY  + fit1->fSumY  + 256*fit1->fNhits;
      sumXY   = fit0->fSumXY + fit1->fSumXY + 256*fit1->fSumX;
      sumY2   = fit0->fSumY2 + fit1->fSumY2 + 512*fit1->fSumY + 256*256*fit1->fNhits;

      slope   = nHits*sumXY - sumX * sumY;
      offset  = sumX2*sumY  - sumX * sumXY;
      temp    = mult * slope;
      slope   = temp >> 32; // take the upper 32 bits
      slope   = -slope;
      temp    = mult * offset;
      offset  = temp >> 32; // take the upper 32 bits

      offset = offset + yoffs;
      AliDebug(10, Form("slope = %i, slope * ndrift = %i, deflCorr: %i",
                       slope, slope * ndrift, deflCorr));
      slope  = ((slope * ndrift) >> ndriftDp) + deflCorr;
      offset = offset - (fFitPtr[cpu] << (8 + decPlaces));

      temp    = slope;
      temp    = temp * scaleD;
      slope   = (temp >> 32);
      temp    = offset;
      temp    = temp * scaleY;
      offset  = (temp >> 32);

      // rounding, like in the TRAP
      slope   = (slope  + rndAdd) >> decPlaces;
      offset  = (offset + rndAdd) >> decPlaces;

      AliDebug(5, Form("Det: %3i, ROB: %i, MCM: %2i: deflection: %i, min: %i, max: %i",
                       fDetector, fRobPos, fMcmPos, slope,
                       (Int_t) fTrapConfig->GetDmemUnsigned(fgkDmemAddrDeflCutStart     + 2*fFitPtr[cpu], fDetector, fRobPos, fMcmPos),
                       (Int_t) fTrapConfig->GetDmemUnsigned(fgkDmemAddrDeflCutStart + 1 + 2*fFitPtr[cpu], fDetector, fRobPos, fMcmPos)));

      AliDebug(5, Form("Fit sums: x = %i, X = %i, y = %i, Y = %i, Z = %i, q0 = %i, q1 = %i",
		       sumX, sumX2, sumY, sumY2, sumXY, q0, q1));

      fitSlope  = (Float_t) (nHits * sumXY - sumX * sumY) / (nHits * sumX2 - sumX*sumX);

      fitOffset = (Float_t) (sumX2 * sumY - sumX * sumXY) / (nHits * sumX2 - sumX*sumX);

      Float_t sx  = (Float_t) sumX;
      Float_t sx2 = (Float_t) sumX2;
      Float_t sy  = (Float_t) sumY;
      Float_t sy2 = (Float_t) sumY2;
      Float_t sxy = (Float_t) sumXY;
      fitError = sy2 - (sx2 * sy*sy - 2 * sx * sxy * sy + nHits * sxy*sxy) / (nHits * sx2 - sx*sx);
      //fitError = (Float_t) sumY2 - (Float_t) (sumY*sumY) / nHits - fitSlope * ((Float_t) (sumXY - sumX*sumY) / nHits);

      Bool_t rejected = kFALSE;
      // deflection range table from DMEM
      if ((slope < ((Int_t) fTrapConfig->GetDmemUnsigned(fgkDmemAddrDeflCutStart     + 2*fFitPtr[cpu], fDetector, fRobPos, fMcmPos))) ||
          (slope > ((Int_t) fTrapConfig->GetDmemUnsigned(fgkDmemAddrDeflCutStart + 1 + 2*fFitPtr[cpu], fDetector, fRobPos, fMcmPos))))
        rejected = kTRUE;

      if (rejected && GetApplyCut())
      {
        fMCMT[cpu] = 0x10001000; //??? AliTRDfeeParam::GetTrackletEndmarker();
      }
      else
      {
        if (slope > 63 || slope < -64) { // wrapping in TRAP!
          AliDebug(1,Form("Overflow in slope: %i, tracklet discarded!", slope));
          fMCMT[cpu] = 0x10001000;
          continue;
        }

        slope   = slope  &   0x7F; // 7 bit

        if (offset > 0xfff || offset < -0xfff)
          AliWarning("Overflow in offset");
        offset  = offset & 0x1FFF; // 13 bit

	pid = GetPID(q0, q1);

        if (pid > 0xff)
          AliWarning("Overflow in PID");
        pid  = pid & 0xFF; // 8 bit, exactly like in the TRAP program

        // assemble and store the tracklet word
        fMCMT[cpu] = (pid << 24) | (padrow << 20) | (slope << 13) | offset;

        // calculate number of hits and MC label
        Int_t mcLabel[] = { -1, -1, -1};
	Int_t nHits0 = 0;
	Int_t nHits1 = 0;

	const Int_t maxLabels = 30;
	Int_t label[maxLabels] = {0}; // up to 30 different labels possible
	Int_t count[maxLabels] = {0};
	Int_t nLabels = 0;

	for (Int_t iHit = 0; iHit < fNHits; iHit++) {
	  if ((fHits[iHit].fChannel - fFitPtr[cpu] < 0) ||
	      (fHits[iHit].fChannel - fFitPtr[cpu] > 1))
	    continue;

	  // counting contributing hits
	  if (fHits[iHit].fTimebin >= fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQS0, fDetector, fRobPos, fMcmPos) &&
	      fHits[iHit].fTimebin <  fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQE0, fDetector, fRobPos, fMcmPos))
	    nHits0++;
	  if (fHits[iHit].fTimebin >= fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQS1, fDetector, fRobPos, fMcmPos) &&
	      fHits[iHit].fTimebin <  fTrapConfig->GetTrapReg(AliTRDtrapConfig::kTPQE1, fDetector, fRobPos, fMcmPos))
	    nHits1++;

	  // label calculation only if there is a digitsmanager to get the labels from
	  if (fDigitsManager) {
	    for (Int_t i = 0; i < 3; i++) {
	      Int_t currLabel = fHits[iHit].fLabel[i];
	      for (Int_t iLabel = 0; iLabel < nLabels; iLabel++) {
		if (currLabel == label[iLabel]) {
		  count[iLabel]++;
		  currLabel = -1;
		  break;
		}
	      }
	      if (currLabel >= 0 && nLabels < maxLabels) {
		label[nLabels] = currLabel;
		count[nLabels]++;
		nLabels++;
	      }
	    }
	  }

	  if (fDigitsManager) {
	    Int_t index[2*maxLabels];
	    TMath::Sort(maxLabels, count, index);
	    for (Int_t i = 0; i < 3; i++) {
	      if (count[index[i]] <= 0)
		break;
	      mcLabel[i] = label[index[i]];
	    }
	  }
        }
        new ((*fTrackletArray)[fTrackletArray->GetEntriesFast()]) AliTRDtrackletMCM((UInt_t) fMCMT[cpu], fDetector*2 + fRobPos%2, fRobPos, fMcmPos);
        ((AliTRDtrackletMCM*) (*fTrackletArray)[fTrackletArray->GetEntriesFast()-1])->SetLabel(mcLabel);


        ((AliTRDtrackletMCM*) (*fTrackletArray)[fTrackletArray->GetEntriesFast()-1])->SetNHits(fit0->fNhits + fit1->fNhits);
	((AliTRDtrackletMCM*) (*fTrackletArray)[fTrackletArray->GetEntriesFast()-1])->SetNHits0(nHits0);
        ((AliTRDtrackletMCM*) (*fTrackletArray)[fTrackletArray->GetEntriesFast()-1])->SetNHits1(nHits1);
        ((AliTRDtrackletMCM*) (*fTrackletArray)[fTrackletArray->GetEntriesFast()-1])->SetQ0(q0);
        ((AliTRDtrackletMCM*) (*fTrackletArray)[fTrackletArray->GetEntriesFast()-1])->SetQ1(q1);
        ((AliTRDtrackletMCM*) (*fTrackletArray)[fTrackletArray->GetEntriesFast()-1])->SetSlope(fitSlope);
        ((AliTRDtrackletMCM*) (*fTrackletArray)[fTrackletArray->GetEntriesFast()-1])->SetOffset(fitOffset);
        ((AliTRDtrackletMCM*) (*fTrackletArray)[fTrackletArray->GetEntriesFast()-1])->SetError(TMath::Sqrt(TMath::Abs(fitError)/nHits));

	// store cluster information (if requested)
	if (fgStoreClusters) {
	  Float_t *res = new Float_t[fNTimeBin];
	  Float_t *qtot = new Float_t[fNTimeBin];
	  for (Int_t iTimebin = 0; iTimebin < fNTimeBin; ++iTimebin) {
	    res[iTimebin] = 0;
	    qtot[iTimebin] = 0;
	  }
	  for (Int_t iHit = 0; iHit < fNHits; iHit++) {
	    Int_t timebin = fHits[iHit].fTimebin;

	    // check if hit contributes
	    if (fHits[iHit].fChannel == fFitPtr[cpu]) {
	      res[timebin] = fHits[iHit].fYpos - (fitSlope * timebin + fitOffset);
	      qtot[timebin] = fHits[iHit].fQtot;
	    }
	    else if (fHits[iHit].fChannel == fFitPtr[cpu] + 1) {
	      res[timebin] = fHits[iHit].fYpos + 256 - (fitSlope * timebin + fitOffset);
	      qtot[timebin] = fHits[iHit].fQtot;
	    }
	  }
	  ((AliTRDtrackletMCM*) (*fTrackletArray)[fTrackletArray->GetEntriesFast()-1])->SetClusters(res, qtot, fNTimeBin);
	  delete [] res;
	  delete [] qtot;
	}

	if (fitError < 0)
	  AliError(Form("Strange fit error: %f from Sx: %i, Sy: %i, Sxy: %i, Sx2: %i, Sy2: %i, nHits: %i",
			fitError, sumX, sumY, sumXY, sumX2, sumY2, nHits));
	AliDebug(3, Form("fit slope: %f, offset: %f, error: %f",
			 fitSlope, fitOffset, TMath::Sqrt(TMath::Abs(fitError)/nHits)));
      }
    }
  }
}

void AliTRDmcmSim::Tracklet()
{
  // Run the tracklet calculation by calling sequentially:
  // CalcFitreg(); TrackletSelection(); FitTracklet()
  // and store the tracklets

  if (!fInitialized) {
    AliError("Called uninitialized! Nothing done!");
    return;
  }

  fTrackletArray->Delete();

  CalcFitreg();
  if (fNHits == 0)
    return;
  TrackletSelection();
  FitTracklet();
}

Bool_t AliTRDmcmSim::StoreTracklets()
{
  // store the found tracklets via the loader

  if (fTrackletArray->GetEntriesFast() == 0)
    return kTRUE;

  AliRunLoader *rl = AliRunLoader::Instance();
  AliDataLoader *dl = 0x0;
  if (rl)
    dl = rl->GetLoader("TRDLoader")->GetDataLoader("tracklets");
  if (!dl) {
    AliError("Could not get the tracklets data loader!");
    return kFALSE;
  }

  TTree *trackletTree = dl->Tree();
  if (!trackletTree) {
    dl->MakeTree();
    trackletTree = dl->Tree();
  }

  AliTRDtrackletMCM *trkl = 0x0;
  TBranch *trkbranch = trackletTree->GetBranch(fTrklBranchName.Data());
  if (!trkbranch)
    trkbranch = trackletTree->Branch(fTrklBranchName.Data(), "AliTRDtrackletMCM", &trkl, 32000);

  for (Int_t iTracklet = 0; iTracklet < fTrackletArray->GetEntriesFast(); iTracklet++) {
    trkl = ((AliTRDtrackletMCM*) (*fTrackletArray)[iTracklet]);
    trkbranch->SetAddress(&trkl);
    trkbranch->Fill();
  }

  return kTRUE;
}

void AliTRDmcmSim::WriteData(AliTRDarrayADC *digits)
{
  // write back the processed data configured by EBSF
  // EBSF = 1: unfiltered data; EBSF = 0: filtered data
  // zero-suppressed valued are written as -1 to digits

  if( !CheckInitialized() )
    return;

  Int_t offset = (fMcmPos % 4 + 1) * 21 + (fRobPos % 2) * 84 - 1;

  if (fTrapConfig->GetTrapReg(AliTRDtrapConfig::kEBSF, fDetector, fRobPos, fMcmPos) != 0) // store unfiltered data
  {
    for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++) {
      if (~fZSMap[iAdc] == 0) {
        for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
          digits->SetDataByAdcCol(GetRow(), offset - iAdc, iTimeBin, -1);
        }
      }
      else if (iAdc < 2 || iAdc == 20) {
        for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
          digits->SetDataByAdcCol(GetRow(), offset - iAdc, iTimeBin, (fADCR[iAdc][iTimeBin] >> fgkAddDigits) - fgAddBaseline);
        }
      }
    }
  }
  else {
    for (Int_t iAdc = 0; iAdc < AliTRDfeeParam::GetNadcMcm(); iAdc++) {
      if (~fZSMap[iAdc] != 0) {
        for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
          digits->SetDataByAdcCol(GetRow(), offset - iAdc, iTimeBin, (fADCF[iAdc][iTimeBin] >> fgkAddDigits) - fgAddBaseline);
        }
      }
      else {
        for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
          digits->SetDataByAdcCol(GetRow(), offset - iAdc, iTimeBin, -1);
        }
      }
    }
  }
}


// ******************************
// PID section
//
// Memory area for the LUT: 0xC100 to 0xC3FF
//
// The addresses for the parameters (the order is optimized for maximum calculation speed in the MCMs):
// 0xC028: cor1
// 0xC029: nBins(sF)
// 0xC02A: cor0
// 0xC02B: TableLength
// Defined in AliTRDtrapConfig.h
//
// The algorithm implemented in the TRAP program of the MCMs (Venelin Angelov)
//  1) set the read pointer to the beginning of the Parameters in DMEM
//  2) shift right the FitReg with the Q0 + (Q1 << 16) to get Q1
//  3) read cor1 with rpointer++
//  4) start cor1*Q1
//  5) read nBins with rpointer++
//  6) start nBins*cor1*Q1
//  7) read cor0 with rpointer++
//  8) swap hi-low parts in FitReg, now is Q1 + (Q0 << 16)
//  9) shift right to get Q0
// 10) start cor0*Q0
// 11) read TableLength
// 12) compare cor0*Q0 with nBins
// 13) if >=, clip cor0*Q0 to nBins-1
// 14) add cor0*Q0 to nBins*cor1*Q1
// 15) compare the result with TableLength
// 16) if >=, clip to TableLength-1
// 17) read from the LUT 8 bits


Int_t AliTRDmcmSim::GetPID(Int_t q0, Int_t q1)
{
  // return PID calculated from charges accumulated in two time windows

   ULong64_t addrQ0;
   ULong64_t addr;

   UInt_t nBinsQ0 = fTrapConfig->GetDmemUnsigned(fgkDmemAddrLUTnbins, fDetector, fRobPos, fMcmPos);  // number of bins in q0 / 4 !!
   UInt_t pidTotalSize = fTrapConfig->GetDmemUnsigned(fgkDmemAddrLUTLength, fDetector, fRobPos, fMcmPos);
   if(nBinsQ0==0 || pidTotalSize==0)  // make sure we don't run into trouble if the value for Q0 is not configured
     return 0;                        // Q1 not configured is ok for 1D LUT

   ULong_t corrQ0 = fTrapConfig->GetDmemUnsigned(fgkDmemAddrLUTcor0, fDetector, fRobPos, fMcmPos);
   ULong_t corrQ1 = fTrapConfig->GetDmemUnsigned(fgkDmemAddrLUTcor1, fDetector, fRobPos, fMcmPos);
   if(corrQ0==0)  // make sure we don't run into trouble if one of the values is not configured
      return 0;

   addrQ0 = corrQ0;
   addrQ0 = (((addrQ0*q0)>>16)>>16); // because addrQ0 = (q0 * corrQ0) >> 32; does not work for unknown reasons

   if(addrQ0 >= nBinsQ0) {  // check for overflow
      AliDebug(5,Form("Overflow in q0: %llu/4 is bigger then %u", addrQ0, nBinsQ0));
      addrQ0 = nBinsQ0 -1;
   }

   addr = corrQ1;
   addr = (((addr*q1)>>16)>>16);
   addr = addrQ0 + nBinsQ0*addr; // because addr = addrQ0 + nBinsQ0* (((corrQ1*q1)>>32); does not work

   if(addr >= pidTotalSize) {
      AliDebug(5,Form("Overflow in q1. Address %llu/4 is bigger then %u", addr, pidTotalSize));
      addr = pidTotalSize -1;
   }

   // For a LUT with 11 input and 8 output bits, the first memory address is set to  LUT[0] | (LUT[1] << 8) | (LUT[2] << 16) | (LUT[3] << 24)
   // and so on
   UInt_t result = fTrapConfig->GetDmemUnsigned(fgkDmemAddrLUTStart+(addr/4), fDetector, fRobPos, fMcmPos);
   return (result>>((addr%4)*8)) & 0xFF;
}



// help functions, to be cleaned up

UInt_t AliTRDmcmSim::AddUintClipping(UInt_t a, UInt_t b, UInt_t nbits) const
{
  //
  // This function adds a and b (unsigned) and clips to
  // the specified number of bits.
  //

  UInt_t sum = a + b;
  if (nbits < 32)
  {
    UInt_t maxv = (1 << nbits) - 1;;
    if (sum > maxv)
      sum = maxv;
  }
  else
  {
    if ((sum < a) || (sum < b))
      sum = 0xFFFFFFFF;
  }
  return sum;
}

void AliTRDmcmSim::Sort2(UShort_t  idx1i, UShort_t  idx2i, \
                            UShort_t  val1i, UShort_t  val2i, \
                            UShort_t * const idx1o, UShort_t * const idx2o, \
                            UShort_t * const val1o, UShort_t * const val2o) const
{
  // sorting for tracklet selection

    if (val1i > val2i)
    {
        *idx1o = idx1i;
        *idx2o = idx2i;
        *val1o = val1i;
        *val2o = val2i;
    }
    else
    {
        *idx1o = idx2i;
        *idx2o = idx1i;
        *val1o = val2i;
        *val2o = val1i;
    }
}

void AliTRDmcmSim::Sort3(UShort_t  idx1i, UShort_t  idx2i, UShort_t  idx3i, \
                            UShort_t  val1i, UShort_t  val2i, UShort_t  val3i, \
                            UShort_t * const idx1o, UShort_t * const idx2o, UShort_t * const idx3o, \
                            UShort_t * const val1o, UShort_t * const val2o, UShort_t * const val3o)
{
  // sorting for tracklet selection

    Int_t sel;


    if (val1i > val2i) sel=4; else sel=0;
    if (val2i > val3i) sel=sel + 2;
    if (val3i > val1i) sel=sel + 1;
    switch(sel)
    {
        case 6 : // 1 >  2  >  3            => 1 2 3
        case 0 : // 1 =  2  =  3            => 1 2 3 : in this case doesn't matter, but so is in hardware!
            *idx1o = idx1i;
            *idx2o = idx2i;
            *idx3o = idx3i;
            *val1o = val1i;
            *val2o = val2i;
            *val3o = val3i;
            break;

        case 4 : // 1 >  2, 2 <= 3, 3 <= 1  => 1 3 2
            *idx1o = idx1i;
            *idx2o = idx3i;
            *idx3o = idx2i;
            *val1o = val1i;
            *val2o = val3i;
            *val3o = val2i;
            break;

        case 2 : // 1 <= 2, 2 > 3, 3 <= 1   => 2 1 3
            *idx1o = idx2i;
            *idx2o = idx1i;
            *idx3o = idx3i;
            *val1o = val2i;
            *val2o = val1i;
            *val3o = val3i;
            break;

        case 3 : // 1 <= 2, 2 > 3, 3  > 1   => 2 3 1
            *idx1o = idx2i;
            *idx2o = idx3i;
            *idx3o = idx1i;
            *val1o = val2i;
            *val2o = val3i;
            *val3o = val1i;
            break;

        case 1 : // 1 <= 2, 2 <= 3, 3 > 1   => 3 2 1
            *idx1o = idx3i;
            *idx2o = idx2i;
            *idx3o = idx1i;
            *val1o = val3i;
            *val2o = val2i;
            *val3o = val1i;
        break;

        case 5 : // 1 > 2, 2 <= 3, 3 >  1   => 3 1 2
            *idx1o = idx3i;
            *idx2o = idx1i;
            *idx3o = idx2i;
            *val1o = val3i;
            *val2o = val1i;
            *val3o = val2i;
        break;

        default: // the rest should NEVER happen!
            AliError("ERROR in Sort3!!!\n");
        break;
    }
}

void AliTRDmcmSim::Sort6To4(UShort_t  idx1i, UShort_t  idx2i, UShort_t  idx3i, UShort_t  idx4i, UShort_t  idx5i, UShort_t  idx6i, \
                               UShort_t  val1i, UShort_t  val2i, UShort_t  val3i, UShort_t  val4i, UShort_t  val5i, UShort_t  val6i, \
                               UShort_t * const idx1o, UShort_t * const idx2o, UShort_t * const idx3o, UShort_t * const idx4o, \
                               UShort_t * const val1o, UShort_t * const val2o, UShort_t * const val3o, UShort_t * const val4o)
{
  // sorting for tracklet selection

    UShort_t idx21s, idx22s, idx23s, dummy;
    UShort_t val21s, val22s, val23s;
    UShort_t idx23as, idx23bs;
    UShort_t val23as, val23bs;

    Sort3(idx1i, idx2i, idx3i, val1i, val2i, val3i,
                 idx1o, &idx21s, &idx23as,
                 val1o, &val21s, &val23as);

    Sort3(idx4i, idx5i, idx6i, val4i, val5i, val6i,
                 idx2o, &idx22s, &idx23bs,
                 val2o, &val22s, &val23bs);

    Sort2(idx23as, idx23bs, val23as, val23bs, &idx23s, &dummy, &val23s, &dummy);

    Sort3(idx21s, idx22s, idx23s, val21s, val22s, val23s,
                 idx3o, idx4o, &dummy,
                 val3o, val4o, &dummy);

}

void AliTRDmcmSim::Sort6To2Worst(UShort_t  idx1i, UShort_t  idx2i, UShort_t  idx3i, UShort_t  idx4i, UShort_t  idx5i, UShort_t  idx6i, \
                                    UShort_t  val1i, UShort_t  val2i, UShort_t  val3i, UShort_t  val4i, UShort_t  val5i, UShort_t  val6i, \
                                    UShort_t * const idx5o, UShort_t * const idx6o)
{
  // sorting for tracklet selection

    UShort_t idx21s, idx22s, idx23s, dummy1, dummy2, dummy3, dummy4, dummy5;
    UShort_t val21s, val22s, val23s;
    UShort_t idx23as, idx23bs;
    UShort_t val23as, val23bs;

    Sort3(idx1i, idx2i,   idx3i, val1i, val2i, val3i,
                 &dummy1, &idx21s, &idx23as,
                 &dummy2, &val21s, &val23as);

    Sort3(idx4i, idx5i, idx6i, val4i, val5i, val6i,
                 &dummy1, &idx22s, &idx23bs,
                 &dummy2, &val22s, &val23bs);

    Sort2(idx23as, idx23bs, val23as, val23bs, &idx23s, idx5o, &val23s, &dummy1);

    Sort3(idx21s, idx22s, idx23s, val21s, val22s, val23s,
                 &dummy1, &dummy2, idx6o,
                 &dummy3, &dummy4, &dummy5);
}


// ----- I/O implementation -----

ostream& AliTRDmcmSim::Text(ostream& os)
{
  // manipulator to activate output in text format (default)

  os.iword(fgkFormatIndex) = 0;
  return os;
}

ostream& AliTRDmcmSim::Cfdat(ostream& os)
{
  // manipulator to activate output in CFDAT format
  // to send to the FEE via SCSN

  os.iword(fgkFormatIndex) = 1;
  return os;
}

ostream& AliTRDmcmSim::Raw(ostream& os)
{
  // manipulator to activate output as raw data dump

  os.iword(fgkFormatIndex) = 2;
  return os;
}

ostream& operator<<(ostream& os, const AliTRDmcmSim& mcm)
{
  // output implementation

  // no output for non-initialized MCM
  if (!mcm.CheckInitialized())
    return os;

  // ----- human-readable output -----
  if (os.iword(AliTRDmcmSim::fgkFormatIndex) == 0) {

    os << "MCM " << mcm.fMcmPos << " on ROB " << mcm.fRobPos <<
      " in detector " << mcm.fDetector << std::endl;

    os << "----- Unfiltered ADC data (10 bit) -----" << std::endl;
    os << "ch    ";
    for (Int_t iChannel = 0; iChannel < AliTRDfeeParam::GetNadcMcm(); iChannel++)
      os << std::setw(5) << iChannel;
    os << std::endl;
    for (Int_t iTimeBin = 0; iTimeBin < mcm.fNTimeBin; iTimeBin++) {
      os << "tb " << std::setw(2) << iTimeBin << ":";
      for (Int_t iChannel = 0; iChannel < AliTRDfeeParam::GetNadcMcm(); iChannel++) {
        os << std::setw(5) << (mcm.fADCR[iChannel][iTimeBin] >> mcm.fgkAddDigits);
      }
      os << std::endl;
    }

    os << "----- Filtered ADC data (10+2 bit) -----" << std::endl;
    os << "ch    ";
    for (Int_t iChannel = 0; iChannel < AliTRDfeeParam::GetNadcMcm(); iChannel++)
      os << std::setw(4) << iChannel
         << ((~mcm.fZSMap[iChannel] != 0) ? "!" : " ");
    os << std::endl;
    for (Int_t iTimeBin = 0; iTimeBin < mcm.fNTimeBin; iTimeBin++) {
      os << "tb " << std::setw(2) << iTimeBin << ":";
      for (Int_t iChannel = 0; iChannel < AliTRDfeeParam::GetNadcMcm(); iChannel++) {
        os << std::setw(4) << (mcm.fADCF[iChannel][iTimeBin])
           << (((mcm.fZSMap[iChannel] & (1 << iTimeBin)) == 0) ? "!" : " ");
      }
      os << std::endl;
    }
  }

  // ----- CFDAT output -----
  else if(os.iword(AliTRDmcmSim::fgkFormatIndex) == 1) {
    Int_t dest       = 127;
    Int_t addrOffset = 0x2000;
    Int_t addrStep   = 0x80;

    for (Int_t iTimeBin = 0; iTimeBin < mcm.fNTimeBin; iTimeBin++) {
      for (Int_t iChannel = 0; iChannel < AliTRDfeeParam::GetNadcMcm(); iChannel++) {
        os << std::setw(5) << 10
           << std::setw(5) << addrOffset + iChannel * addrStep + iTimeBin
           << std::setw(5) << (mcm.fADCF[iChannel][iTimeBin])
           << std::setw(5) << dest << std::endl;
      }
      os << std::endl;
    }
  }

  // ----- raw data ouptut -----
  else if (os.iword(AliTRDmcmSim::fgkFormatIndex) == 2) {
    Int_t   bufSize   = 300;
    UInt_t *buf       = new UInt_t[bufSize];

    Int_t bufLength   = mcm.ProduceRawStream(&buf[0], bufSize);

    for (Int_t i = 0; i < bufLength; i++)
      std::cout << "0x" << std::hex << buf[i] << std::dec << std::endl;

    delete [] buf;
  }

  else {
    os << "unknown format set" << std::endl;
  }

  return os;
}


void AliTRDmcmSim::PrintFitRegXml(ostream& os) const
{
  // print fit registres in XML format

   bool tracklet=false;

  for (Int_t cpu = 0; cpu < 4; cpu++) {
     if(fFitPtr[cpu] != 31)
	tracklet=true;
  }

  if(tracklet==true) {
     os << "<nginject>" << std::endl;
     os << "<ack roc=\""<< fDetector <<  "\" cmndid=\"0\">" << std::endl;
     os << "<dmem-readout>" << std::endl;
     os << "<d det=\"" << fDetector << "\">" << std::endl;
     os << " <ro-board rob=\"" << fRobPos << "\">" << std::endl;
     os << "  <m mcm=\"" << fMcmPos << "\">" << std::endl;

     for(int cpu=0; cpu<4; cpu++) {
	os << "   <c cpu=\"" << cpu << "\">" << std::endl;
	if(fFitPtr[cpu] != 31) {
	   for(int adcch=fFitPtr[cpu]; adcch<fFitPtr[cpu]+2; adcch++) {
	      os << "    <ch chnr=\"" << adcch << "\">"<< std::endl;
	      os << "     <hits>"   << fFitReg[adcch].fNhits << "</hits>"<< std::endl;
	      os << "     <q0>"     << fFitReg[adcch].fQ0 << "</q0>"<< std::endl;
	      os << "     <q1>"     << fFitReg[adcch].fQ1 << "</q1>"<< std::endl;
	      os << "     <sumx>"   << fFitReg[adcch].fSumX << "</sumx>"<< std::endl;
	      os << "     <sumxsq>" << fFitReg[adcch].fSumX2 << "</sumxsq>"<< std::endl;
	      os << "     <sumy>"   << fFitReg[adcch].fSumY << "</sumy>"<< std::endl;
	      os << "     <sumysq>" << fFitReg[adcch].fSumY2 << "</sumysq>"<< std::endl;
	      os << "     <sumxy>"  << fFitReg[adcch].fSumXY << "</sumxy>"<< std::endl;
	      os << "    </ch>" << std::endl;
	   }
	}
	os << "      </c>" << std::endl;
     }
     os << "    </m>" << std::endl;
     os << "  </ro-board>" << std::endl;
     os << "</d>" << std::endl;
     os << "</dmem-readout>" << std::endl;
     os << "</ack>" << std::endl;
     os << "</nginject>" << std::endl;
  }
}


void AliTRDmcmSim::PrintTrackletsXml(ostream& os) const
{
  // print tracklets in XML format

   os << "<nginject>" << std::endl;
   os << "<ack roc=\""<< fDetector <<  "\" cmndid=\"0\">" << std::endl;
   os << "<dmem-readout>" << std::endl;
   os << "<d det=\"" << fDetector << "\">" << std::endl;
   os << "  <ro-board rob=\"" << fRobPos << "\">" << std::endl;
   os << "    <m mcm=\"" << fMcmPos << "\">" << std::endl;

   Int_t pid, padrow, slope, offset;
   for(Int_t cpu=0; cpu<4; cpu++) {
      if(fMCMT[cpu] == 0x10001000) {
	 pid=-1;
	 padrow=-1;
	 slope=-1;
	 offset=-1;
      }
      else {
	 pid    = (fMCMT[cpu] & 0xFF000000) >> 24;
	 padrow = (fMCMT[cpu] & 0xF00000  ) >> 20;
	 slope  = (fMCMT[cpu] & 0xFE000   ) >> 13;
	 offset = (fMCMT[cpu] & 0x1FFF    ) ;

      }
      os << "      <trk> <pid>" << pid << "</pid>" << " <padrow>" << padrow << "</padrow>"
	 << " <slope>" << slope << "</slope>" << " <offset>" << offset << "</offset>" << "</trk>" << std::endl;
   }

   os << "    </m>" << std::endl;
   os << "  </ro-board>" << std::endl;
   os << "</d>" << std::endl;
   os << "</dmem-readout>" << std::endl;
   os << "</ack>" << std::endl;
   os << "</nginject>" << std::endl;
}


void AliTRDmcmSim::PrintAdcDatTxt(ostream& os) const
{
  // print ADC data in text format (suitable as Modelsim stimuli)

   os << "# MCM " << fMcmPos << " on ROB " << fRobPos <<
      " in detector " << fDetector << std::endl;

   for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
      for (Int_t iChannel = 0; iChannel < AliTRDfeeParam::GetNadcMcm(); ++iChannel) {
	 os << std::setw(5) << (fADCR[iChannel][iTimeBin] >> fgkAddDigits);
      }
      os << std::endl;
   }
}


void AliTRDmcmSim::PrintAdcDatHuman(ostream& os) const
{
  // print ADC data in human-readable format

   os << "MCM " << fMcmPos << " on ROB " << fRobPos <<
      " in detector " << fDetector << std::endl;

   os << "----- Unfiltered ADC data (10 bit) -----" << std::endl;
   os << "ch    ";
   for (Int_t iChannel = 0; iChannel < AliTRDfeeParam::GetNadcMcm(); iChannel++)
      os << std::setw(5) << iChannel;
   os << std::endl;
   for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
      os << "tb " << std::setw(2) << iTimeBin << ":";
      for (Int_t iChannel = 0; iChannel < AliTRDfeeParam::GetNadcMcm(); iChannel++) {
	 os << std::setw(5) << (fADCR[iChannel][iTimeBin] >> fgkAddDigits);
      }
      os << std::endl;
   }

   os << "----- Filtered ADC data (10+2 bit) -----" << std::endl;
   os << "ch    ";
   for (Int_t iChannel = 0; iChannel < AliTRDfeeParam::GetNadcMcm(); iChannel++)
      os << std::setw(4) << iChannel
         << ((~fZSMap[iChannel] != 0) ? "!" : " ");
   os << std::endl;
   for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
      os << "tb " << std::setw(2) << iTimeBin << ":";
      for (Int_t iChannel = 0; iChannel < AliTRDfeeParam::GetNadcMcm(); iChannel++) {
	 os << std::setw(4) << (fADCF[iChannel][iTimeBin])
	    << (((fZSMap[iChannel] & (1 << iTimeBin)) == 0) ? "!" : " ");
      }
      os << std::endl;
   }
}


void AliTRDmcmSim::PrintAdcDatXml(ostream& os) const
{
  // print ADC data in XML format

   os << "<nginject>" << std::endl;
   os << "<ack roc=\""<< fDetector <<  "\" cmndid=\"0\">" << std::endl;
   os << "<dmem-readout>" << std::endl;
   os << "<d det=\"" << fDetector << "\">" << std::endl;
   os << " <ro-board rob=\"" << fRobPos << "\">" << std::endl;
   os << "  <m mcm=\"" << fMcmPos << "\">" << std::endl;

    for(Int_t iChannel = 0; iChannel < AliTRDfeeParam::GetNadcMcm(); iChannel++) {
       os << "   <ch chnr=\"" << iChannel << "\">" << std::endl;
       for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
	  os << "<tb>" << fADCF[iChannel][iTimeBin]/4 << "</tb>";
       }
       os << "   </ch>" << std::endl;
    }

   os << "  </m>" << std::endl;
   os << " </ro-board>" << std::endl;
   os << "</d>" << std::endl;
   os << "</dmem-readout>" << std::endl;
   os << "</ack>" << std::endl;
   os << "</nginject>" << std::endl;
}



void AliTRDmcmSim::PrintAdcDatDatx(ostream& os, Bool_t broadcast, Int_t timeBinOffset) const
{
  // print ADC data in datx format (to send to FEE)

   fTrapConfig->PrintDatx(os, 2602, 1, 0, 127);  // command to enable the ADC clock - necessary to write ADC values to MCM
   os << std::endl;

   Int_t addrOffset = 0x2000;
   Int_t addrStep   = 0x80;
   Int_t addrOffsetEBSIA = 0x20;

   for (Int_t iTimeBin = 0; iTimeBin < fNTimeBin; iTimeBin++) {
     for (Int_t iChannel = 0; iChannel < AliTRDfeeParam::GetNadcMcm(); iChannel++) {
       if ((iTimeBin < timeBinOffset) || (iTimeBin >= fNTimeBin+timeBinOffset)) {
	 if(broadcast==kFALSE)
	   fTrapConfig->PrintDatx(os, addrOffset+iChannel*addrStep+addrOffsetEBSIA+iTimeBin, 10, GetRobPos(),  GetMcmPos());
	 else
	   fTrapConfig->PrintDatx(os, addrOffset+iChannel*addrStep+addrOffsetEBSIA+iTimeBin, 10, 0, 127);
       }
       else {
	 if(broadcast==kFALSE)
	   fTrapConfig->PrintDatx(os, addrOffset+iChannel*addrStep+addrOffsetEBSIA+iTimeBin, (fADCF[iChannel][iTimeBin-timeBinOffset]/4), GetRobPos(),  GetMcmPos());
	 else
	   fTrapConfig->PrintDatx(os, addrOffset+iChannel*addrStep+addrOffsetEBSIA+iTimeBin, (fADCF[iChannel][iTimeBin-timeBinOffset]/4), 0, 127);
       }
     }
     os << std::endl;
   }
}


void AliTRDmcmSim::PrintPidLutHuman()
{
  // print PID LUT in human readable format

   UInt_t result;

   UInt_t addrEnd = fgkDmemAddrLUTStart + fTrapConfig->GetDmemUnsigned(fgkDmemAddrLUTLength, fDetector, fRobPos, fMcmPos)/4; // /4 because each addr contains 4 values
   UInt_t nBinsQ0 = fTrapConfig->GetDmemUnsigned(fgkDmemAddrLUTnbins, fDetector, fRobPos, fMcmPos);

   std::cout << "nBinsQ0: " << nBinsQ0 << std::endl;
   std::cout << "LUT table length: " << fTrapConfig->GetDmemUnsigned(fgkDmemAddrLUTLength, fDetector, fRobPos, fMcmPos) << std::endl;

   if (nBinsQ0>0) {
     for(UInt_t addr=fgkDmemAddrLUTStart; addr< addrEnd; addr++) {
       result = fTrapConfig->GetDmemUnsigned(addr, fDetector, fRobPos, fMcmPos);
       std::cout << addr << " # x: " << ((addr-fgkDmemAddrLUTStart)%((nBinsQ0)/4))*4 << ", y: " <<(addr-fgkDmemAddrLUTStart)/(nBinsQ0/4)
		 << "  #  " <<((result>>0)&0xFF)
		 << " | "  << ((result>>8)&0xFF)
		 << " | "  << ((result>>16)&0xFF)
		 << " | "  << ((result>>24)&0xFF) << std::endl;
     }
   }
}


Bool_t AliTRDmcmSim::ReadPackedConfig(AliTRDtrapConfig *cfg, Int_t hc, UInt_t *data, Int_t size)
{
  // Read the packed configuration from the passed memory block
  //
  // To be used to retrieve the TRAP configuration from the
  // configuration as sent in the raw data.

  AliDebugClass(1, "Reading packed configuration");

  Int_t det = hc/2;

  Int_t idx = 0;
  Int_t err = 0;
  Int_t step, bwidth, nwords, exitFlag, bitcnt;

  UShort_t caddr;
  UInt_t dat, msk, header, dataHi;

  while (idx < size && *data != 0x00000000) {

    Int_t rob = (*data >> 28) & 0x7;
    Int_t mcm = (*data >> 24) & 0xf;

    AliDebugClass(1, Form("Config of det. %3i MCM %i:%02i (0x%08x)", det, rob, mcm, *data));
    data++;

    while (idx < size && *data != 0x00000000) {

      header = *data;
      data++;
      idx++;

      AliDebugClass(5, Form("read: 0x%08x", header));

      if (header & 0x01) // single data
	{
	  dat   = (header >>  2) & 0xFFFF;       // 16 bit data
	  caddr = (header >> 18) & 0x3FFF;    // 14 bit address

	  if (caddr != 0x1FFF)  // temp!!! because the end marker was wrong
	    {
	      if (header & 0x02) // check if > 16 bits
		{
		  dataHi = *data;
		  AliDebugClass(5, Form("read: 0x%08x", dataHi));
		  data++;
		  idx++;
		  err += ((dataHi ^ (dat | 1)) & 0xFFFF) != 0;
		  dat = (dataHi & 0xFFFF0000) | dat;
		}
	      AliDebugClass(5, Form("addr=0x%04x (%s) data=0x%08x\n", caddr, cfg->GetRegName(cfg->GetRegByAddress(caddr)), dat));
	      if ( ! cfg->Poke(caddr, dat, det, rob, mcm) )
		AliDebugClass(5, Form("(single-write): non-existing address 0x%04x containing 0x%08x\n", caddr, header));
	      if (idx > size)
		{
		  AliDebugClass(5, Form("(single-write): no more data, missing end marker\n"));
		  return -err;
		}
	    }
	  else
	    {
	      AliDebugClass(5, Form("(single-write): address 0x%04x => old endmarker?\n", caddr));
	      return err;
	    }
	}

      else               // block of data
	{
	  step   =  (header >>  1) & 0x0003;
	  bwidth = ((header >>  3) & 0x001F) + 1;
	  nwords =  (header >>  8) & 0x00FF;
	  caddr  =  (header >> 16) & 0xFFFF;
	  exitFlag = (step == 0) || (step == 3) || (nwords == 0);

	  if (exitFlag)
	    break;

	  switch (bwidth)
	    {
	    case    15:
	    case    10:
	    case     7:
	    case     6:
	    case     5:
	      {
		msk = (1 << bwidth) - 1;
		bitcnt = 0;
		while (nwords > 0)
		  {
		    nwords--;
		    bitcnt -= bwidth;
		    if (bitcnt < 0)
		      {
			header = *data;
			AliDebugClass(5, Form("read 0x%08x", header));
			data++;
			idx++;
			err += (header & 1);
			header = header >> 1;
			bitcnt = 31 - bwidth;
		      }
		    AliDebugClass(5, Form("addr=0x%04x (%s) data=0x%08x\n", caddr, cfg->GetRegName(cfg->GetRegByAddress(caddr)), header & msk));
		    if ( ! cfg->Poke(caddr, header & msk, det, rob, mcm) )
		      AliDebugClass(5, Form("(single-write): non-existing address 0x%04x containing 0x%08x\n", caddr, header));

		    caddr += step;
		    header = header >> bwidth;
		    if (idx >= size)
		      {
			AliDebugClass(5, Form("(block-write): no end marker! %d words read\n", idx));
			return -err;
		      }
		  }
		break;
	      } // end case 5-15
	    case 31:
	      {
		while (nwords > 0)
		  {
		    header = *data;
		    AliDebugClass(5, Form("read 0x%08x", header));
		    data++;
		    idx++;
		    nwords--;
		    err += (header & 1);

		    AliDebugClass(5, Form("addr=0x%04x (%s) data=0x%08x", caddr, cfg->GetRegName(cfg->GetRegByAddress(caddr)), header >> 1));
		    if ( ! cfg->Poke(caddr, header >> 1, det, rob, mcm) )
		      AliDebugClass(5, Form("(single-write): non-existing address 0x%04x containing 0x%08x\n", caddr, header));

		    caddr += step;
		    if (idx >= size)
		      {
			AliDebugClass(5, Form("no end marker! %d words read", idx));
			return -err;
		      }
		  }
		break;
	      }
	    default: return err;
	    } // end switch
	} // end block case
    }
  } // end while
  AliDebugClass(5, Form("no end marker! %d words read", idx));
  return -err; // only if the max length of the block reached!
}
 AliTRDmcmSim.cxx:1
 AliTRDmcmSim.cxx:2
 AliTRDmcmSim.cxx:3
 AliTRDmcmSim.cxx:4
 AliTRDmcmSim.cxx:5
 AliTRDmcmSim.cxx:6
 AliTRDmcmSim.cxx:7
 AliTRDmcmSim.cxx:8
 AliTRDmcmSim.cxx:9
 AliTRDmcmSim.cxx:10
 AliTRDmcmSim.cxx:11
 AliTRDmcmSim.cxx:12
 AliTRDmcmSim.cxx:13
 AliTRDmcmSim.cxx:14
 AliTRDmcmSim.cxx:15
 AliTRDmcmSim.cxx:16
 AliTRDmcmSim.cxx:17
 AliTRDmcmSim.cxx:18
 AliTRDmcmSim.cxx:19
 AliTRDmcmSim.cxx:20
 AliTRDmcmSim.cxx:21
 AliTRDmcmSim.cxx:22
 AliTRDmcmSim.cxx:23
 AliTRDmcmSim.cxx:24
 AliTRDmcmSim.cxx:25
 AliTRDmcmSim.cxx:26
 AliTRDmcmSim.cxx:27
 AliTRDmcmSim.cxx:28
 AliTRDmcmSim.cxx:29
 AliTRDmcmSim.cxx:30
 AliTRDmcmSim.cxx:31
 AliTRDmcmSim.cxx:32
 AliTRDmcmSim.cxx:33
 AliTRDmcmSim.cxx:34
 AliTRDmcmSim.cxx:35
 AliTRDmcmSim.cxx:36
 AliTRDmcmSim.cxx:37
 AliTRDmcmSim.cxx:38
 AliTRDmcmSim.cxx:39
 AliTRDmcmSim.cxx:40
 AliTRDmcmSim.cxx:41
 AliTRDmcmSim.cxx:42
 AliTRDmcmSim.cxx:43
 AliTRDmcmSim.cxx:44
 AliTRDmcmSim.cxx:45
 AliTRDmcmSim.cxx:46
 AliTRDmcmSim.cxx:47
 AliTRDmcmSim.cxx:48
 AliTRDmcmSim.cxx:49
 AliTRDmcmSim.cxx:50
 AliTRDmcmSim.cxx:51
 AliTRDmcmSim.cxx:52
 AliTRDmcmSim.cxx:53
 AliTRDmcmSim.cxx:54
 AliTRDmcmSim.cxx:55
 AliTRDmcmSim.cxx:56
 AliTRDmcmSim.cxx:57
 AliTRDmcmSim.cxx:58
 AliTRDmcmSim.cxx:59
 AliTRDmcmSim.cxx:60
 AliTRDmcmSim.cxx:61
 AliTRDmcmSim.cxx:62
 AliTRDmcmSim.cxx:63
 AliTRDmcmSim.cxx:64
 AliTRDmcmSim.cxx:65
 AliTRDmcmSim.cxx:66
 AliTRDmcmSim.cxx:67
 AliTRDmcmSim.cxx:68
 AliTRDmcmSim.cxx:69
 AliTRDmcmSim.cxx:70
 AliTRDmcmSim.cxx:71
 AliTRDmcmSim.cxx:72
 AliTRDmcmSim.cxx:73
 AliTRDmcmSim.cxx:74
 AliTRDmcmSim.cxx:75
 AliTRDmcmSim.cxx:76
 AliTRDmcmSim.cxx:77
 AliTRDmcmSim.cxx:78
 AliTRDmcmSim.cxx:79
 AliTRDmcmSim.cxx:80
 AliTRDmcmSim.cxx:81
 AliTRDmcmSim.cxx:82
 AliTRDmcmSim.cxx:83
 AliTRDmcmSim.cxx:84
 AliTRDmcmSim.cxx:85
 AliTRDmcmSim.cxx:86
 AliTRDmcmSim.cxx:87
 AliTRDmcmSim.cxx:88
 AliTRDmcmSim.cxx:89
 AliTRDmcmSim.cxx:90
 AliTRDmcmSim.cxx:91
 AliTRDmcmSim.cxx:92
 AliTRDmcmSim.cxx:93
 AliTRDmcmSim.cxx:94
 AliTRDmcmSim.cxx:95
 AliTRDmcmSim.cxx:96
 AliTRDmcmSim.cxx:97
 AliTRDmcmSim.cxx:98
 AliTRDmcmSim.cxx:99
 AliTRDmcmSim.cxx:100
 AliTRDmcmSim.cxx:101
 AliTRDmcmSim.cxx:102
 AliTRDmcmSim.cxx:103
 AliTRDmcmSim.cxx:104
 AliTRDmcmSim.cxx:105
 AliTRDmcmSim.cxx:106
 AliTRDmcmSim.cxx:107
 AliTRDmcmSim.cxx:108
 AliTRDmcmSim.cxx:109
 AliTRDmcmSim.cxx:110
 AliTRDmcmSim.cxx:111
 AliTRDmcmSim.cxx:112
 AliTRDmcmSim.cxx:113
 AliTRDmcmSim.cxx:114
 AliTRDmcmSim.cxx:115
 AliTRDmcmSim.cxx:116
 AliTRDmcmSim.cxx:117
 AliTRDmcmSim.cxx:118
 AliTRDmcmSim.cxx:119
 AliTRDmcmSim.cxx:120
 AliTRDmcmSim.cxx:121
 AliTRDmcmSim.cxx:122
 AliTRDmcmSim.cxx:123
 AliTRDmcmSim.cxx:124
 AliTRDmcmSim.cxx:125
 AliTRDmcmSim.cxx:126
 AliTRDmcmSim.cxx:127
 AliTRDmcmSim.cxx:128
 AliTRDmcmSim.cxx:129
 AliTRDmcmSim.cxx:130
 AliTRDmcmSim.cxx:131
 AliTRDmcmSim.cxx:132
 AliTRDmcmSim.cxx:133
 AliTRDmcmSim.cxx:134
 AliTRDmcmSim.cxx:135
 AliTRDmcmSim.cxx:136
 AliTRDmcmSim.cxx:137
 AliTRDmcmSim.cxx:138
 AliTRDmcmSim.cxx:139
 AliTRDmcmSim.cxx:140
 AliTRDmcmSim.cxx:141
 AliTRDmcmSim.cxx:142
 AliTRDmcmSim.cxx:143
 AliTRDmcmSim.cxx:144
 AliTRDmcmSim.cxx:145
 AliTRDmcmSim.cxx:146
 AliTRDmcmSim.cxx:147
 AliTRDmcmSim.cxx:148
 AliTRDmcmSim.cxx:149
 AliTRDmcmSim.cxx:150
 AliTRDmcmSim.cxx:151
 AliTRDmcmSim.cxx:152
 AliTRDmcmSim.cxx:153
 AliTRDmcmSim.cxx:154
 AliTRDmcmSim.cxx:155
 AliTRDmcmSim.cxx:156
 AliTRDmcmSim.cxx:157
 AliTRDmcmSim.cxx:158
 AliTRDmcmSim.cxx:159
 AliTRDmcmSim.cxx:160
 AliTRDmcmSim.cxx:161
 AliTRDmcmSim.cxx:162
 AliTRDmcmSim.cxx:163
 AliTRDmcmSim.cxx:164
 AliTRDmcmSim.cxx:165
 AliTRDmcmSim.cxx:166
 AliTRDmcmSim.cxx:167
 AliTRDmcmSim.cxx:168
 AliTRDmcmSim.cxx:169
 AliTRDmcmSim.cxx:170
 AliTRDmcmSim.cxx:171
 AliTRDmcmSim.cxx:172
 AliTRDmcmSim.cxx:173
 AliTRDmcmSim.cxx:174
 AliTRDmcmSim.cxx:175
 AliTRDmcmSim.cxx:176
 AliTRDmcmSim.cxx:177
 AliTRDmcmSim.cxx:178
 AliTRDmcmSim.cxx:179
 AliTRDmcmSim.cxx:180
 AliTRDmcmSim.cxx:181
 AliTRDmcmSim.cxx:182
 AliTRDmcmSim.cxx:183
 AliTRDmcmSim.cxx:184
 AliTRDmcmSim.cxx:185
 AliTRDmcmSim.cxx:186
 AliTRDmcmSim.cxx:187
 AliTRDmcmSim.cxx:188
 AliTRDmcmSim.cxx:189
 AliTRDmcmSim.cxx:190
 AliTRDmcmSim.cxx:191
 AliTRDmcmSim.cxx:192
 AliTRDmcmSim.cxx:193
 AliTRDmcmSim.cxx:194
 AliTRDmcmSim.cxx:195
 AliTRDmcmSim.cxx:196
 AliTRDmcmSim.cxx:197
 AliTRDmcmSim.cxx:198
 AliTRDmcmSim.cxx:199
 AliTRDmcmSim.cxx:200
 AliTRDmcmSim.cxx:201
 AliTRDmcmSim.cxx:202
 AliTRDmcmSim.cxx:203
 AliTRDmcmSim.cxx:204
 AliTRDmcmSim.cxx:205
 AliTRDmcmSim.cxx:206
 AliTRDmcmSim.cxx:207
 AliTRDmcmSim.cxx:208
 AliTRDmcmSim.cxx:209
 AliTRDmcmSim.cxx:210
 AliTRDmcmSim.cxx:211
 AliTRDmcmSim.cxx:212
 AliTRDmcmSim.cxx:213
 AliTRDmcmSim.cxx:214
 AliTRDmcmSim.cxx:215
 AliTRDmcmSim.cxx:216
 AliTRDmcmSim.cxx:217
 AliTRDmcmSim.cxx:218
 AliTRDmcmSim.cxx:219
 AliTRDmcmSim.cxx:220
 AliTRDmcmSim.cxx:221
 AliTRDmcmSim.cxx:222
 AliTRDmcmSim.cxx:223
 AliTRDmcmSim.cxx:224
 AliTRDmcmSim.cxx:225
 AliTRDmcmSim.cxx:226
 AliTRDmcmSim.cxx:227
 AliTRDmcmSim.cxx:228
 AliTRDmcmSim.cxx:229
 AliTRDmcmSim.cxx:230
 AliTRDmcmSim.cxx:231
 AliTRDmcmSim.cxx:232
 AliTRDmcmSim.cxx:233
 AliTRDmcmSim.cxx:234
 AliTRDmcmSim.cxx:235
 AliTRDmcmSim.cxx:236
 AliTRDmcmSim.cxx:237
 AliTRDmcmSim.cxx:238
 AliTRDmcmSim.cxx:239
 AliTRDmcmSim.cxx:240
 AliTRDmcmSim.cxx:241
 AliTRDmcmSim.cxx:242
 AliTRDmcmSim.cxx:243
 AliTRDmcmSim.cxx:244
 AliTRDmcmSim.cxx:245
 AliTRDmcmSim.cxx:246
 AliTRDmcmSim.cxx:247
 AliTRDmcmSim.cxx:248
 AliTRDmcmSim.cxx:249
 AliTRDmcmSim.cxx:250
 AliTRDmcmSim.cxx:251
 AliTRDmcmSim.cxx:252
 AliTRDmcmSim.cxx:253
 AliTRDmcmSim.cxx:254
 AliTRDmcmSim.cxx:255
 AliTRDmcmSim.cxx:256
 AliTRDmcmSim.cxx:257
 AliTRDmcmSim.cxx:258
 AliTRDmcmSim.cxx:259
 AliTRDmcmSim.cxx:260
 AliTRDmcmSim.cxx:261
 AliTRDmcmSim.cxx:262
 AliTRDmcmSim.cxx:263
 AliTRDmcmSim.cxx:264
 AliTRDmcmSim.cxx:265
 AliTRDmcmSim.cxx:266
 AliTRDmcmSim.cxx:267
 AliTRDmcmSim.cxx:268
 AliTRDmcmSim.cxx:269
 AliTRDmcmSim.cxx:270
 AliTRDmcmSim.cxx:271
 AliTRDmcmSim.cxx:272
 AliTRDmcmSim.cxx:273
 AliTRDmcmSim.cxx:274
 AliTRDmcmSim.cxx:275
 AliTRDmcmSim.cxx:276
 AliTRDmcmSim.cxx:277
 AliTRDmcmSim.cxx:278
 AliTRDmcmSim.cxx:279
 AliTRDmcmSim.cxx:280
 AliTRDmcmSim.cxx:281
 AliTRDmcmSim.cxx:282
 AliTRDmcmSim.cxx:283
 AliTRDmcmSim.cxx:284
 AliTRDmcmSim.cxx:285
 AliTRDmcmSim.cxx:286
 AliTRDmcmSim.cxx:287
 AliTRDmcmSim.cxx:288
 AliTRDmcmSim.cxx:289
 AliTRDmcmSim.cxx:290
 AliTRDmcmSim.cxx:291
 AliTRDmcmSim.cxx:292
 AliTRDmcmSim.cxx:293
 AliTRDmcmSim.cxx:294
 AliTRDmcmSim.cxx:295
 AliTRDmcmSim.cxx:296
 AliTRDmcmSim.cxx:297
 AliTRDmcmSim.cxx:298
 AliTRDmcmSim.cxx:299
 AliTRDmcmSim.cxx:300
 AliTRDmcmSim.cxx:301
 AliTRDmcmSim.cxx:302
 AliTRDmcmSim.cxx:303
 AliTRDmcmSim.cxx:304
 AliTRDmcmSim.cxx:305
 AliTRDmcmSim.cxx:306
 AliTRDmcmSim.cxx:307
 AliTRDmcmSim.cxx:308
 AliTRDmcmSim.cxx:309
 AliTRDmcmSim.cxx:310
 AliTRDmcmSim.cxx:311
 AliTRDmcmSim.cxx:312
 AliTRDmcmSim.cxx:313
 AliTRDmcmSim.cxx:314
 AliTRDmcmSim.cxx:315
 AliTRDmcmSim.cxx:316
 AliTRDmcmSim.cxx:317
 AliTRDmcmSim.cxx:318
 AliTRDmcmSim.cxx:319
 AliTRDmcmSim.cxx:320
 AliTRDmcmSim.cxx:321
 AliTRDmcmSim.cxx:322
 AliTRDmcmSim.cxx:323
 AliTRDmcmSim.cxx:324
 AliTRDmcmSim.cxx:325
 AliTRDmcmSim.cxx:326
 AliTRDmcmSim.cxx:327
 AliTRDmcmSim.cxx:328
 AliTRDmcmSim.cxx:329
 AliTRDmcmSim.cxx:330
 AliTRDmcmSim.cxx:331
 AliTRDmcmSim.cxx:332
 AliTRDmcmSim.cxx:333
 AliTRDmcmSim.cxx:334
 AliTRDmcmSim.cxx:335
 AliTRDmcmSim.cxx:336
 AliTRDmcmSim.cxx:337
 AliTRDmcmSim.cxx:338
 AliTRDmcmSim.cxx:339
 AliTRDmcmSim.cxx:340
 AliTRDmcmSim.cxx:341
 AliTRDmcmSim.cxx:342
 AliTRDmcmSim.cxx:343
 AliTRDmcmSim.cxx:344
 AliTRDmcmSim.cxx:345
 AliTRDmcmSim.cxx:346
 AliTRDmcmSim.cxx:347
 AliTRDmcmSim.cxx:348
 AliTRDmcmSim.cxx:349
 AliTRDmcmSim.cxx:350
 AliTRDmcmSim.cxx:351
 AliTRDmcmSim.cxx:352
 AliTRDmcmSim.cxx:353
 AliTRDmcmSim.cxx:354
 AliTRDmcmSim.cxx:355
 AliTRDmcmSim.cxx:356
 AliTRDmcmSim.cxx:357
 AliTRDmcmSim.cxx:358
 AliTRDmcmSim.cxx:359
 AliTRDmcmSim.cxx:360
 AliTRDmcmSim.cxx:361
 AliTRDmcmSim.cxx:362
 AliTRDmcmSim.cxx:363
 AliTRDmcmSim.cxx:364
 AliTRDmcmSim.cxx:365
 AliTRDmcmSim.cxx:366
 AliTRDmcmSim.cxx:367
 AliTRDmcmSim.cxx:368
 AliTRDmcmSim.cxx:369
 AliTRDmcmSim.cxx:370
 AliTRDmcmSim.cxx:371
 AliTRDmcmSim.cxx:372
 AliTRDmcmSim.cxx:373
 AliTRDmcmSim.cxx:374
 AliTRDmcmSim.cxx:375
 AliTRDmcmSim.cxx:376
 AliTRDmcmSim.cxx:377
 AliTRDmcmSim.cxx:378
 AliTRDmcmSim.cxx:379
 AliTRDmcmSim.cxx:380
 AliTRDmcmSim.cxx:381
 AliTRDmcmSim.cxx:382
 AliTRDmcmSim.cxx:383
 AliTRDmcmSim.cxx:384
 AliTRDmcmSim.cxx:385
 AliTRDmcmSim.cxx:386
 AliTRDmcmSim.cxx:387
 AliTRDmcmSim.cxx:388
 AliTRDmcmSim.cxx:389
 AliTRDmcmSim.cxx:390
 AliTRDmcmSim.cxx:391
 AliTRDmcmSim.cxx:392
 AliTRDmcmSim.cxx:393
 AliTRDmcmSim.cxx:394
 AliTRDmcmSim.cxx:395
 AliTRDmcmSim.cxx:396
 AliTRDmcmSim.cxx:397
 AliTRDmcmSim.cxx:398
 AliTRDmcmSim.cxx:399
 AliTRDmcmSim.cxx:400
 AliTRDmcmSim.cxx:401
 AliTRDmcmSim.cxx:402
 AliTRDmcmSim.cxx:403
 AliTRDmcmSim.cxx:404
 AliTRDmcmSim.cxx:405
 AliTRDmcmSim.cxx:406
 AliTRDmcmSim.cxx:407
 AliTRDmcmSim.cxx:408
 AliTRDmcmSim.cxx:409
 AliTRDmcmSim.cxx:410
 AliTRDmcmSim.cxx:411
 AliTRDmcmSim.cxx:412
 AliTRDmcmSim.cxx:413
 AliTRDmcmSim.cxx:414
 AliTRDmcmSim.cxx:415
 AliTRDmcmSim.cxx:416
 AliTRDmcmSim.cxx:417
 AliTRDmcmSim.cxx:418
 AliTRDmcmSim.cxx:419
 AliTRDmcmSim.cxx:420
 AliTRDmcmSim.cxx:421
 AliTRDmcmSim.cxx:422
 AliTRDmcmSim.cxx:423
 AliTRDmcmSim.cxx:424
 AliTRDmcmSim.cxx:425
 AliTRDmcmSim.cxx:426
 AliTRDmcmSim.cxx:427
 AliTRDmcmSim.cxx:428
 AliTRDmcmSim.cxx:429
 AliTRDmcmSim.cxx:430
 AliTRDmcmSim.cxx:431
 AliTRDmcmSim.cxx:432
 AliTRDmcmSim.cxx:433
 AliTRDmcmSim.cxx:434
 AliTRDmcmSim.cxx:435
 AliTRDmcmSim.cxx:436
 AliTRDmcmSim.cxx:437
 AliTRDmcmSim.cxx:438
 AliTRDmcmSim.cxx:439
 AliTRDmcmSim.cxx:440
 AliTRDmcmSim.cxx:441
 AliTRDmcmSim.cxx:442
 AliTRDmcmSim.cxx:443
 AliTRDmcmSim.cxx:444
 AliTRDmcmSim.cxx:445
 AliTRDmcmSim.cxx:446
 AliTRDmcmSim.cxx:447
 AliTRDmcmSim.cxx:448
 AliTRDmcmSim.cxx:449
 AliTRDmcmSim.cxx:450
 AliTRDmcmSim.cxx:451
 AliTRDmcmSim.cxx:452
 AliTRDmcmSim.cxx:453
 AliTRDmcmSim.cxx:454
 AliTRDmcmSim.cxx:455
 AliTRDmcmSim.cxx:456
 AliTRDmcmSim.cxx:457
 AliTRDmcmSim.cxx:458
 AliTRDmcmSim.cxx:459
 AliTRDmcmSim.cxx:460
 AliTRDmcmSim.cxx:461
 AliTRDmcmSim.cxx:462
 AliTRDmcmSim.cxx:463
 AliTRDmcmSim.cxx:464
 AliTRDmcmSim.cxx:465
 AliTRDmcmSim.cxx:466
 AliTRDmcmSim.cxx:467
 AliTRDmcmSim.cxx:468
 AliTRDmcmSim.cxx:469
 AliTRDmcmSim.cxx:470
 AliTRDmcmSim.cxx:471
 AliTRDmcmSim.cxx:472
 AliTRDmcmSim.cxx:473
 AliTRDmcmSim.cxx:474
 AliTRDmcmSim.cxx:475
 AliTRDmcmSim.cxx:476
 AliTRDmcmSim.cxx:477
 AliTRDmcmSim.cxx:478
 AliTRDmcmSim.cxx:479
 AliTRDmcmSim.cxx:480
 AliTRDmcmSim.cxx:481
 AliTRDmcmSim.cxx:482
 AliTRDmcmSim.cxx:483
 AliTRDmcmSim.cxx:484
 AliTRDmcmSim.cxx:485
 AliTRDmcmSim.cxx:486
 AliTRDmcmSim.cxx:487
 AliTRDmcmSim.cxx:488
 AliTRDmcmSim.cxx:489
 AliTRDmcmSim.cxx:490
 AliTRDmcmSim.cxx:491
 AliTRDmcmSim.cxx:492
 AliTRDmcmSim.cxx:493
 AliTRDmcmSim.cxx:494
 AliTRDmcmSim.cxx:495
 AliTRDmcmSim.cxx:496
 AliTRDmcmSim.cxx:497
 AliTRDmcmSim.cxx:498
 AliTRDmcmSim.cxx:499
 AliTRDmcmSim.cxx:500
 AliTRDmcmSim.cxx:501
 AliTRDmcmSim.cxx:502
 AliTRDmcmSim.cxx:503
 AliTRDmcmSim.cxx:504
 AliTRDmcmSim.cxx:505
 AliTRDmcmSim.cxx:506
 AliTRDmcmSim.cxx:507
 AliTRDmcmSim.cxx:508
 AliTRDmcmSim.cxx:509
 AliTRDmcmSim.cxx:510
 AliTRDmcmSim.cxx:511
 AliTRDmcmSim.cxx:512
 AliTRDmcmSim.cxx:513
 AliTRDmcmSim.cxx:514
 AliTRDmcmSim.cxx:515
 AliTRDmcmSim.cxx:516
 AliTRDmcmSim.cxx:517
 AliTRDmcmSim.cxx:518
 AliTRDmcmSim.cxx:519
 AliTRDmcmSim.cxx:520
 AliTRDmcmSim.cxx:521
 AliTRDmcmSim.cxx:522
 AliTRDmcmSim.cxx:523
 AliTRDmcmSim.cxx:524
 AliTRDmcmSim.cxx:525
 AliTRDmcmSim.cxx:526
 AliTRDmcmSim.cxx:527
 AliTRDmcmSim.cxx:528
 AliTRDmcmSim.cxx:529
 AliTRDmcmSim.cxx:530
 AliTRDmcmSim.cxx:531
 AliTRDmcmSim.cxx:532
 AliTRDmcmSim.cxx:533
 AliTRDmcmSim.cxx:534
 AliTRDmcmSim.cxx:535
 AliTRDmcmSim.cxx:536
 AliTRDmcmSim.cxx:537
 AliTRDmcmSim.cxx:538
 AliTRDmcmSim.cxx:539
 AliTRDmcmSim.cxx:540
 AliTRDmcmSim.cxx:541
 AliTRDmcmSim.cxx:542
 AliTRDmcmSim.cxx:543
 AliTRDmcmSim.cxx:544
 AliTRDmcmSim.cxx:545
 AliTRDmcmSim.cxx:546
 AliTRDmcmSim.cxx:547
 AliTRDmcmSim.cxx:548
 AliTRDmcmSim.cxx:549
 AliTRDmcmSim.cxx:550
 AliTRDmcmSim.cxx:551
 AliTRDmcmSim.cxx:552
 AliTRDmcmSim.cxx:553
 AliTRDmcmSim.cxx:554
 AliTRDmcmSim.cxx:555
 AliTRDmcmSim.cxx:556
 AliTRDmcmSim.cxx:557
 AliTRDmcmSim.cxx:558
 AliTRDmcmSim.cxx:559
 AliTRDmcmSim.cxx:560
 AliTRDmcmSim.cxx:561
 AliTRDmcmSim.cxx:562
 AliTRDmcmSim.cxx:563
 AliTRDmcmSim.cxx:564
 AliTRDmcmSim.cxx:565
 AliTRDmcmSim.cxx:566
 AliTRDmcmSim.cxx:567
 AliTRDmcmSim.cxx:568
 AliTRDmcmSim.cxx:569
 AliTRDmcmSim.cxx:570
 AliTRDmcmSim.cxx:571
 AliTRDmcmSim.cxx:572
 AliTRDmcmSim.cxx:573
 AliTRDmcmSim.cxx:574
 AliTRDmcmSim.cxx:575
 AliTRDmcmSim.cxx:576
 AliTRDmcmSim.cxx:577
 AliTRDmcmSim.cxx:578
 AliTRDmcmSim.cxx:579
 AliTRDmcmSim.cxx:580
 AliTRDmcmSim.cxx:581
 AliTRDmcmSim.cxx:582
 AliTRDmcmSim.cxx:583
 AliTRDmcmSim.cxx:584
 AliTRDmcmSim.cxx:585
 AliTRDmcmSim.cxx:586
 AliTRDmcmSim.cxx:587
 AliTRDmcmSim.cxx:588
 AliTRDmcmSim.cxx:589
 AliTRDmcmSim.cxx:590
 AliTRDmcmSim.cxx:591
 AliTRDmcmSim.cxx:592
 AliTRDmcmSim.cxx:593
 AliTRDmcmSim.cxx:594
 AliTRDmcmSim.cxx:595
 AliTRDmcmSim.cxx:596
 AliTRDmcmSim.cxx:597
 AliTRDmcmSim.cxx:598
 AliTRDmcmSim.cxx:599
 AliTRDmcmSim.cxx:600
 AliTRDmcmSim.cxx:601
 AliTRDmcmSim.cxx:602
 AliTRDmcmSim.cxx:603
 AliTRDmcmSim.cxx:604
 AliTRDmcmSim.cxx:605
 AliTRDmcmSim.cxx:606
 AliTRDmcmSim.cxx:607
 AliTRDmcmSim.cxx:608
 AliTRDmcmSim.cxx:609
 AliTRDmcmSim.cxx:610
 AliTRDmcmSim.cxx:611
 AliTRDmcmSim.cxx:612
 AliTRDmcmSim.cxx:613
 AliTRDmcmSim.cxx:614
 AliTRDmcmSim.cxx:615
 AliTRDmcmSim.cxx:616
 AliTRDmcmSim.cxx:617
 AliTRDmcmSim.cxx:618
 AliTRDmcmSim.cxx:619
 AliTRDmcmSim.cxx:620
 AliTRDmcmSim.cxx:621
 AliTRDmcmSim.cxx:622
 AliTRDmcmSim.cxx:623
 AliTRDmcmSim.cxx:624
 AliTRDmcmSim.cxx:625
 AliTRDmcmSim.cxx:626
 AliTRDmcmSim.cxx:627
 AliTRDmcmSim.cxx:628
 AliTRDmcmSim.cxx:629
 AliTRDmcmSim.cxx:630
 AliTRDmcmSim.cxx:631
 AliTRDmcmSim.cxx:632
 AliTRDmcmSim.cxx:633
 AliTRDmcmSim.cxx:634
 AliTRDmcmSim.cxx:635
 AliTRDmcmSim.cxx:636
 AliTRDmcmSim.cxx:637
 AliTRDmcmSim.cxx:638
 AliTRDmcmSim.cxx:639
 AliTRDmcmSim.cxx:640
 AliTRDmcmSim.cxx:641
 AliTRDmcmSim.cxx:642
 AliTRDmcmSim.cxx:643
 AliTRDmcmSim.cxx:644
 AliTRDmcmSim.cxx:645
 AliTRDmcmSim.cxx:646
 AliTRDmcmSim.cxx:647
 AliTRDmcmSim.cxx:648
 AliTRDmcmSim.cxx:649
 AliTRDmcmSim.cxx:650
 AliTRDmcmSim.cxx:651
 AliTRDmcmSim.cxx:652
 AliTRDmcmSim.cxx:653
 AliTRDmcmSim.cxx:654
 AliTRDmcmSim.cxx:655
 AliTRDmcmSim.cxx:656
 AliTRDmcmSim.cxx:657
 AliTRDmcmSim.cxx:658
 AliTRDmcmSim.cxx:659
 AliTRDmcmSim.cxx:660
 AliTRDmcmSim.cxx:661
 AliTRDmcmSim.cxx:662
 AliTRDmcmSim.cxx:663
 AliTRDmcmSim.cxx:664
 AliTRDmcmSim.cxx:665
 AliTRDmcmSim.cxx:666
 AliTRDmcmSim.cxx:667
 AliTRDmcmSim.cxx:668
 AliTRDmcmSim.cxx:669
 AliTRDmcmSim.cxx:670
 AliTRDmcmSim.cxx:671
 AliTRDmcmSim.cxx:672
 AliTRDmcmSim.cxx:673
 AliTRDmcmSim.cxx:674
 AliTRDmcmSim.cxx:675
 AliTRDmcmSim.cxx:676
 AliTRDmcmSim.cxx:677
 AliTRDmcmSim.cxx:678
 AliTRDmcmSim.cxx:679
 AliTRDmcmSim.cxx:680
 AliTRDmcmSim.cxx:681
 AliTRDmcmSim.cxx:682
 AliTRDmcmSim.cxx:683
 AliTRDmcmSim.cxx:684
 AliTRDmcmSim.cxx:685
 AliTRDmcmSim.cxx:686
 AliTRDmcmSim.cxx:687
 AliTRDmcmSim.cxx:688
 AliTRDmcmSim.cxx:689
 AliTRDmcmSim.cxx:690
 AliTRDmcmSim.cxx:691
 AliTRDmcmSim.cxx:692
 AliTRDmcmSim.cxx:693
 AliTRDmcmSim.cxx:694
 AliTRDmcmSim.cxx:695
 AliTRDmcmSim.cxx:696
 AliTRDmcmSim.cxx:697
 AliTRDmcmSim.cxx:698
 AliTRDmcmSim.cxx:699
 AliTRDmcmSim.cxx:700
 AliTRDmcmSim.cxx:701
 AliTRDmcmSim.cxx:702
 AliTRDmcmSim.cxx:703
 AliTRDmcmSim.cxx:704
 AliTRDmcmSim.cxx:705
 AliTRDmcmSim.cxx:706
 AliTRDmcmSim.cxx:707
 AliTRDmcmSim.cxx:708
 AliTRDmcmSim.cxx:709
 AliTRDmcmSim.cxx:710
 AliTRDmcmSim.cxx:711
 AliTRDmcmSim.cxx:712
 AliTRDmcmSim.cxx:713
 AliTRDmcmSim.cxx:714
 AliTRDmcmSim.cxx:715
 AliTRDmcmSim.cxx:716
 AliTRDmcmSim.cxx:717
 AliTRDmcmSim.cxx:718
 AliTRDmcmSim.cxx:719
 AliTRDmcmSim.cxx:720
 AliTRDmcmSim.cxx:721
 AliTRDmcmSim.cxx:722
 AliTRDmcmSim.cxx:723
 AliTRDmcmSim.cxx:724
 AliTRDmcmSim.cxx:725
 AliTRDmcmSim.cxx:726
 AliTRDmcmSim.cxx:727
 AliTRDmcmSim.cxx:728
 AliTRDmcmSim.cxx:729
 AliTRDmcmSim.cxx:730
 AliTRDmcmSim.cxx:731
 AliTRDmcmSim.cxx:732
 AliTRDmcmSim.cxx:733
 AliTRDmcmSim.cxx:734
 AliTRDmcmSim.cxx:735
 AliTRDmcmSim.cxx:736
 AliTRDmcmSim.cxx:737
 AliTRDmcmSim.cxx:738
 AliTRDmcmSim.cxx:739
 AliTRDmcmSim.cxx:740
 AliTRDmcmSim.cxx:741
 AliTRDmcmSim.cxx:742
 AliTRDmcmSim.cxx:743
 AliTRDmcmSim.cxx:744
 AliTRDmcmSim.cxx:745
 AliTRDmcmSim.cxx:746
 AliTRDmcmSim.cxx:747
 AliTRDmcmSim.cxx:748
 AliTRDmcmSim.cxx:749
 AliTRDmcmSim.cxx:750
 AliTRDmcmSim.cxx:751
 AliTRDmcmSim.cxx:752
 AliTRDmcmSim.cxx:753
 AliTRDmcmSim.cxx:754
 AliTRDmcmSim.cxx:755
 AliTRDmcmSim.cxx:756
 AliTRDmcmSim.cxx:757
 AliTRDmcmSim.cxx:758
 AliTRDmcmSim.cxx:759
 AliTRDmcmSim.cxx:760
 AliTRDmcmSim.cxx:761
 AliTRDmcmSim.cxx:762
 AliTRDmcmSim.cxx:763
 AliTRDmcmSim.cxx:764
 AliTRDmcmSim.cxx:765
 AliTRDmcmSim.cxx:766
 AliTRDmcmSim.cxx:767
 AliTRDmcmSim.cxx:768
 AliTRDmcmSim.cxx:769
 AliTRDmcmSim.cxx:770
 AliTRDmcmSim.cxx:771
 AliTRDmcmSim.cxx:772
 AliTRDmcmSim.cxx:773
 AliTRDmcmSim.cxx:774
 AliTRDmcmSim.cxx:775
 AliTRDmcmSim.cxx:776
 AliTRDmcmSim.cxx:777
 AliTRDmcmSim.cxx:778
 AliTRDmcmSim.cxx:779
 AliTRDmcmSim.cxx:780
 AliTRDmcmSim.cxx:781
 AliTRDmcmSim.cxx:782
 AliTRDmcmSim.cxx:783
 AliTRDmcmSim.cxx:784
 AliTRDmcmSim.cxx:785
 AliTRDmcmSim.cxx:786
 AliTRDmcmSim.cxx:787
 AliTRDmcmSim.cxx:788
 AliTRDmcmSim.cxx:789
 AliTRDmcmSim.cxx:790
 AliTRDmcmSim.cxx:791
 AliTRDmcmSim.cxx:792
 AliTRDmcmSim.cxx:793
 AliTRDmcmSim.cxx:794
 AliTRDmcmSim.cxx:795
 AliTRDmcmSim.cxx:796
 AliTRDmcmSim.cxx:797
 AliTRDmcmSim.cxx:798
 AliTRDmcmSim.cxx:799
 AliTRDmcmSim.cxx:800
 AliTRDmcmSim.cxx:801
 AliTRDmcmSim.cxx:802
 AliTRDmcmSim.cxx:803
 AliTRDmcmSim.cxx:804
 AliTRDmcmSim.cxx:805
 AliTRDmcmSim.cxx:806
 AliTRDmcmSim.cxx:807
 AliTRDmcmSim.cxx:808
 AliTRDmcmSim.cxx:809
 AliTRDmcmSim.cxx:810
 AliTRDmcmSim.cxx:811
 AliTRDmcmSim.cxx:812
 AliTRDmcmSim.cxx:813
 AliTRDmcmSim.cxx:814
 AliTRDmcmSim.cxx:815
 AliTRDmcmSim.cxx:816
 AliTRDmcmSim.cxx:817
 AliTRDmcmSim.cxx:818
 AliTRDmcmSim.cxx:819
 AliTRDmcmSim.cxx:820
 AliTRDmcmSim.cxx:821
 AliTRDmcmSim.cxx:822
 AliTRDmcmSim.cxx:823
 AliTRDmcmSim.cxx:824
 AliTRDmcmSim.cxx:825
 AliTRDmcmSim.cxx:826
 AliTRDmcmSim.cxx:827
 AliTRDmcmSim.cxx:828
 AliTRDmcmSim.cxx:829
 AliTRDmcmSim.cxx:830
 AliTRDmcmSim.cxx:831
 AliTRDmcmSim.cxx:832
 AliTRDmcmSim.cxx:833
 AliTRDmcmSim.cxx:834
 AliTRDmcmSim.cxx:835
 AliTRDmcmSim.cxx:836
 AliTRDmcmSim.cxx:837
 AliTRDmcmSim.cxx:838
 AliTRDmcmSim.cxx:839
 AliTRDmcmSim.cxx:840
 AliTRDmcmSim.cxx:841
 AliTRDmcmSim.cxx:842
 AliTRDmcmSim.cxx:843
 AliTRDmcmSim.cxx:844
 AliTRDmcmSim.cxx:845
 AliTRDmcmSim.cxx:846
 AliTRDmcmSim.cxx:847
 AliTRDmcmSim.cxx:848
 AliTRDmcmSim.cxx:849
 AliTRDmcmSim.cxx:850
 AliTRDmcmSim.cxx:851
 AliTRDmcmSim.cxx:852
 AliTRDmcmSim.cxx:853
 AliTRDmcmSim.cxx:854
 AliTRDmcmSim.cxx:855
 AliTRDmcmSim.cxx:856
 AliTRDmcmSim.cxx:857
 AliTRDmcmSim.cxx:858
 AliTRDmcmSim.cxx:859
 AliTRDmcmSim.cxx:860
 AliTRDmcmSim.cxx:861
 AliTRDmcmSim.cxx:862
 AliTRDmcmSim.cxx:863
 AliTRDmcmSim.cxx:864
 AliTRDmcmSim.cxx:865
 AliTRDmcmSim.cxx:866
 AliTRDmcmSim.cxx:867
 AliTRDmcmSim.cxx:868
 AliTRDmcmSim.cxx:869
 AliTRDmcmSim.cxx:870
 AliTRDmcmSim.cxx:871
 AliTRDmcmSim.cxx:872
 AliTRDmcmSim.cxx:873
 AliTRDmcmSim.cxx:874
 AliTRDmcmSim.cxx:875
 AliTRDmcmSim.cxx:876
 AliTRDmcmSim.cxx:877
 AliTRDmcmSim.cxx:878
 AliTRDmcmSim.cxx:879
 AliTRDmcmSim.cxx:880
 AliTRDmcmSim.cxx:881
 AliTRDmcmSim.cxx:882
 AliTRDmcmSim.cxx:883
 AliTRDmcmSim.cxx:884
 AliTRDmcmSim.cxx:885
 AliTRDmcmSim.cxx:886
 AliTRDmcmSim.cxx:887
 AliTRDmcmSim.cxx:888
 AliTRDmcmSim.cxx:889
 AliTRDmcmSim.cxx:890
 AliTRDmcmSim.cxx:891
 AliTRDmcmSim.cxx:892
 AliTRDmcmSim.cxx:893
 AliTRDmcmSim.cxx:894
 AliTRDmcmSim.cxx:895
 AliTRDmcmSim.cxx:896
 AliTRDmcmSim.cxx:897
 AliTRDmcmSim.cxx:898
 AliTRDmcmSim.cxx:899
 AliTRDmcmSim.cxx:900
 AliTRDmcmSim.cxx:901
 AliTRDmcmSim.cxx:902
 AliTRDmcmSim.cxx:903
 AliTRDmcmSim.cxx:904
 AliTRDmcmSim.cxx:905
 AliTRDmcmSim.cxx:906
 AliTRDmcmSim.cxx:907
 AliTRDmcmSim.cxx:908
 AliTRDmcmSim.cxx:909
 AliTRDmcmSim.cxx:910
 AliTRDmcmSim.cxx:911
 AliTRDmcmSim.cxx:912
 AliTRDmcmSim.cxx:913
 AliTRDmcmSim.cxx:914
 AliTRDmcmSim.cxx:915
 AliTRDmcmSim.cxx:916
 AliTRDmcmSim.cxx:917
 AliTRDmcmSim.cxx:918
 AliTRDmcmSim.cxx:919
 AliTRDmcmSim.cxx:920
 AliTRDmcmSim.cxx:921
 AliTRDmcmSim.cxx:922
 AliTRDmcmSim.cxx:923
 AliTRDmcmSim.cxx:924
 AliTRDmcmSim.cxx:925
 AliTRDmcmSim.cxx:926
 AliTRDmcmSim.cxx:927
 AliTRDmcmSim.cxx:928
 AliTRDmcmSim.cxx:929
 AliTRDmcmSim.cxx:930
 AliTRDmcmSim.cxx:931
 AliTRDmcmSim.cxx:932
 AliTRDmcmSim.cxx:933
 AliTRDmcmSim.cxx:934
 AliTRDmcmSim.cxx:935
 AliTRDmcmSim.cxx:936
 AliTRDmcmSim.cxx:937
 AliTRDmcmSim.cxx:938
 AliTRDmcmSim.cxx:939
 AliTRDmcmSim.cxx:940
 AliTRDmcmSim.cxx:941
 AliTRDmcmSim.cxx:942
 AliTRDmcmSim.cxx:943
 AliTRDmcmSim.cxx:944
 AliTRDmcmSim.cxx:945
 AliTRDmcmSim.cxx:946
 AliTRDmcmSim.cxx:947
 AliTRDmcmSim.cxx:948
 AliTRDmcmSim.cxx:949
 AliTRDmcmSim.cxx:950
 AliTRDmcmSim.cxx:951
 AliTRDmcmSim.cxx:952
 AliTRDmcmSim.cxx:953
 AliTRDmcmSim.cxx:954
 AliTRDmcmSim.cxx:955
 AliTRDmcmSim.cxx:956
 AliTRDmcmSim.cxx:957
 AliTRDmcmSim.cxx:958
 AliTRDmcmSim.cxx:959
 AliTRDmcmSim.cxx:960
 AliTRDmcmSim.cxx:961
 AliTRDmcmSim.cxx:962
 AliTRDmcmSim.cxx:963
 AliTRDmcmSim.cxx:964
 AliTRDmcmSim.cxx:965
 AliTRDmcmSim.cxx:966
 AliTRDmcmSim.cxx:967
 AliTRDmcmSim.cxx:968
 AliTRDmcmSim.cxx:969
 AliTRDmcmSim.cxx:970
 AliTRDmcmSim.cxx:971
 AliTRDmcmSim.cxx:972
 AliTRDmcmSim.cxx:973
 AliTRDmcmSim.cxx:974
 AliTRDmcmSim.cxx:975
 AliTRDmcmSim.cxx:976
 AliTRDmcmSim.cxx:977
 AliTRDmcmSim.cxx:978
 AliTRDmcmSim.cxx:979
 AliTRDmcmSim.cxx:980
 AliTRDmcmSim.cxx:981
 AliTRDmcmSim.cxx:982
 AliTRDmcmSim.cxx:983
 AliTRDmcmSim.cxx:984
 AliTRDmcmSim.cxx:985
 AliTRDmcmSim.cxx:986
 AliTRDmcmSim.cxx:987
 AliTRDmcmSim.cxx:988
 AliTRDmcmSim.cxx:989
 AliTRDmcmSim.cxx:990
 AliTRDmcmSim.cxx:991
 AliTRDmcmSim.cxx:992
 AliTRDmcmSim.cxx:993
 AliTRDmcmSim.cxx:994
 AliTRDmcmSim.cxx:995
 AliTRDmcmSim.cxx:996
 AliTRDmcmSim.cxx:997
 AliTRDmcmSim.cxx:998
 AliTRDmcmSim.cxx:999
 AliTRDmcmSim.cxx:1000
 AliTRDmcmSim.cxx:1001
 AliTRDmcmSim.cxx:1002
 AliTRDmcmSim.cxx:1003
 AliTRDmcmSim.cxx:1004
 AliTRDmcmSim.cxx:1005
 AliTRDmcmSim.cxx:1006
 AliTRDmcmSim.cxx:1007
 AliTRDmcmSim.cxx:1008
 AliTRDmcmSim.cxx:1009
 AliTRDmcmSim.cxx:1010
 AliTRDmcmSim.cxx:1011
 AliTRDmcmSim.cxx:1012
 AliTRDmcmSim.cxx:1013
 AliTRDmcmSim.cxx:1014
 AliTRDmcmSim.cxx:1015
 AliTRDmcmSim.cxx:1016
 AliTRDmcmSim.cxx:1017
 AliTRDmcmSim.cxx:1018
 AliTRDmcmSim.cxx:1019
 AliTRDmcmSim.cxx:1020
 AliTRDmcmSim.cxx:1021
 AliTRDmcmSim.cxx:1022
 AliTRDmcmSim.cxx:1023
 AliTRDmcmSim.cxx:1024
 AliTRDmcmSim.cxx:1025
 AliTRDmcmSim.cxx:1026
 AliTRDmcmSim.cxx:1027
 AliTRDmcmSim.cxx:1028
 AliTRDmcmSim.cxx:1029
 AliTRDmcmSim.cxx:1030
 AliTRDmcmSim.cxx:1031
 AliTRDmcmSim.cxx:1032
 AliTRDmcmSim.cxx:1033
 AliTRDmcmSim.cxx:1034
 AliTRDmcmSim.cxx:1035
 AliTRDmcmSim.cxx:1036
 AliTRDmcmSim.cxx:1037
 AliTRDmcmSim.cxx:1038
 AliTRDmcmSim.cxx:1039
 AliTRDmcmSim.cxx:1040
 AliTRDmcmSim.cxx:1041
 AliTRDmcmSim.cxx:1042
 AliTRDmcmSim.cxx:1043
 AliTRDmcmSim.cxx:1044
 AliTRDmcmSim.cxx:1045
 AliTRDmcmSim.cxx:1046
 AliTRDmcmSim.cxx:1047
 AliTRDmcmSim.cxx:1048
 AliTRDmcmSim.cxx:1049
 AliTRDmcmSim.cxx:1050
 AliTRDmcmSim.cxx:1051
 AliTRDmcmSim.cxx:1052
 AliTRDmcmSim.cxx:1053
 AliTRDmcmSim.cxx:1054
 AliTRDmcmSim.cxx:1055
 AliTRDmcmSim.cxx:1056
 AliTRDmcmSim.cxx:1057
 AliTRDmcmSim.cxx:1058
 AliTRDmcmSim.cxx:1059
 AliTRDmcmSim.cxx:1060
 AliTRDmcmSim.cxx:1061
 AliTRDmcmSim.cxx:1062
 AliTRDmcmSim.cxx:1063
 AliTRDmcmSim.cxx:1064
 AliTRDmcmSim.cxx:1065
 AliTRDmcmSim.cxx:1066
 AliTRDmcmSim.cxx:1067
 AliTRDmcmSim.cxx:1068
 AliTRDmcmSim.cxx:1069
 AliTRDmcmSim.cxx:1070
 AliTRDmcmSim.cxx:1071
 AliTRDmcmSim.cxx:1072
 AliTRDmcmSim.cxx:1073
 AliTRDmcmSim.cxx:1074
 AliTRDmcmSim.cxx:1075
 AliTRDmcmSim.cxx:1076
 AliTRDmcmSim.cxx:1077
 AliTRDmcmSim.cxx:1078
 AliTRDmcmSim.cxx:1079
 AliTRDmcmSim.cxx:1080
 AliTRDmcmSim.cxx:1081
 AliTRDmcmSim.cxx:1082
 AliTRDmcmSim.cxx:1083
 AliTRDmcmSim.cxx:1084
 AliTRDmcmSim.cxx:1085
 AliTRDmcmSim.cxx:1086
 AliTRDmcmSim.cxx:1087
 AliTRDmcmSim.cxx:1088
 AliTRDmcmSim.cxx:1089
 AliTRDmcmSim.cxx:1090
 AliTRDmcmSim.cxx:1091
 AliTRDmcmSim.cxx:1092
 AliTRDmcmSim.cxx:1093
 AliTRDmcmSim.cxx:1094
 AliTRDmcmSim.cxx:1095
 AliTRDmcmSim.cxx:1096
 AliTRDmcmSim.cxx:1097
 AliTRDmcmSim.cxx:1098
 AliTRDmcmSim.cxx:1099
 AliTRDmcmSim.cxx:1100
 AliTRDmcmSim.cxx:1101
 AliTRDmcmSim.cxx:1102
 AliTRDmcmSim.cxx:1103
 AliTRDmcmSim.cxx:1104
 AliTRDmcmSim.cxx:1105
 AliTRDmcmSim.cxx:1106
 AliTRDmcmSim.cxx:1107
 AliTRDmcmSim.cxx:1108
 AliTRDmcmSim.cxx:1109
 AliTRDmcmSim.cxx:1110
 AliTRDmcmSim.cxx:1111
 AliTRDmcmSim.cxx:1112
 AliTRDmcmSim.cxx:1113
 AliTRDmcmSim.cxx:1114
 AliTRDmcmSim.cxx:1115
 AliTRDmcmSim.cxx:1116
 AliTRDmcmSim.cxx:1117
 AliTRDmcmSim.cxx:1118
 AliTRDmcmSim.cxx:1119
 AliTRDmcmSim.cxx:1120
 AliTRDmcmSim.cxx:1121
 AliTRDmcmSim.cxx:1122
 AliTRDmcmSim.cxx:1123
 AliTRDmcmSim.cxx:1124
 AliTRDmcmSim.cxx:1125
 AliTRDmcmSim.cxx:1126
 AliTRDmcmSim.cxx:1127
 AliTRDmcmSim.cxx:1128
 AliTRDmcmSim.cxx:1129
 AliTRDmcmSim.cxx:1130
 AliTRDmcmSim.cxx:1131
 AliTRDmcmSim.cxx:1132
 AliTRDmcmSim.cxx:1133
 AliTRDmcmSim.cxx:1134
 AliTRDmcmSim.cxx:1135
 AliTRDmcmSim.cxx:1136
 AliTRDmcmSim.cxx:1137
 AliTRDmcmSim.cxx:1138
 AliTRDmcmSim.cxx:1139
 AliTRDmcmSim.cxx:1140
 AliTRDmcmSim.cxx:1141
 AliTRDmcmSim.cxx:1142
 AliTRDmcmSim.cxx:1143
 AliTRDmcmSim.cxx:1144
 AliTRDmcmSim.cxx:1145
 AliTRDmcmSim.cxx:1146
 AliTRDmcmSim.cxx:1147
 AliTRDmcmSim.cxx:1148
 AliTRDmcmSim.cxx:1149
 AliTRDmcmSim.cxx:1150
 AliTRDmcmSim.cxx:1151
 AliTRDmcmSim.cxx:1152
 AliTRDmcmSim.cxx:1153
 AliTRDmcmSim.cxx:1154
 AliTRDmcmSim.cxx:1155
 AliTRDmcmSim.cxx:1156
 AliTRDmcmSim.cxx:1157
 AliTRDmcmSim.cxx:1158
 AliTRDmcmSim.cxx:1159
 AliTRDmcmSim.cxx:1160
 AliTRDmcmSim.cxx:1161
 AliTRDmcmSim.cxx:1162
 AliTRDmcmSim.cxx:1163
 AliTRDmcmSim.cxx:1164
 AliTRDmcmSim.cxx:1165
 AliTRDmcmSim.cxx:1166
 AliTRDmcmSim.cxx:1167
 AliTRDmcmSim.cxx:1168
 AliTRDmcmSim.cxx:1169
 AliTRDmcmSim.cxx:1170
 AliTRDmcmSim.cxx:1171
 AliTRDmcmSim.cxx:1172
 AliTRDmcmSim.cxx:1173
 AliTRDmcmSim.cxx:1174
 AliTRDmcmSim.cxx:1175
 AliTRDmcmSim.cxx:1176
 AliTRDmcmSim.cxx:1177
 AliTRDmcmSim.cxx:1178
 AliTRDmcmSim.cxx:1179
 AliTRDmcmSim.cxx:1180
 AliTRDmcmSim.cxx:1181
 AliTRDmcmSim.cxx:1182
 AliTRDmcmSim.cxx:1183
 AliTRDmcmSim.cxx:1184
 AliTRDmcmSim.cxx:1185
 AliTRDmcmSim.cxx:1186
 AliTRDmcmSim.cxx:1187
 AliTRDmcmSim.cxx:1188
 AliTRDmcmSim.cxx:1189
 AliTRDmcmSim.cxx:1190
 AliTRDmcmSim.cxx:1191
 AliTRDmcmSim.cxx:1192
 AliTRDmcmSim.cxx:1193
 AliTRDmcmSim.cxx:1194
 AliTRDmcmSim.cxx:1195
 AliTRDmcmSim.cxx:1196
 AliTRDmcmSim.cxx:1197
 AliTRDmcmSim.cxx:1198
 AliTRDmcmSim.cxx:1199
 AliTRDmcmSim.cxx:1200
 AliTRDmcmSim.cxx:1201
 AliTRDmcmSim.cxx:1202
 AliTRDmcmSim.cxx:1203
 AliTRDmcmSim.cxx:1204
 AliTRDmcmSim.cxx:1205
 AliTRDmcmSim.cxx:1206
 AliTRDmcmSim.cxx:1207
 AliTRDmcmSim.cxx:1208
 AliTRDmcmSim.cxx:1209
 AliTRDmcmSim.cxx:1210
 AliTRDmcmSim.cxx:1211
 AliTRDmcmSim.cxx:1212
 AliTRDmcmSim.cxx:1213
 AliTRDmcmSim.cxx:1214
 AliTRDmcmSim.cxx:1215
 AliTRDmcmSim.cxx:1216
 AliTRDmcmSim.cxx:1217
 AliTRDmcmSim.cxx:1218
 AliTRDmcmSim.cxx:1219
 AliTRDmcmSim.cxx:1220
 AliTRDmcmSim.cxx:1221
 AliTRDmcmSim.cxx:1222
 AliTRDmcmSim.cxx:1223
 AliTRDmcmSim.cxx:1224
 AliTRDmcmSim.cxx:1225
 AliTRDmcmSim.cxx:1226
 AliTRDmcmSim.cxx:1227
 AliTRDmcmSim.cxx:1228
 AliTRDmcmSim.cxx:1229
 AliTRDmcmSim.cxx:1230
 AliTRDmcmSim.cxx:1231
 AliTRDmcmSim.cxx:1232
 AliTRDmcmSim.cxx:1233
 AliTRDmcmSim.cxx:1234
 AliTRDmcmSim.cxx:1235
 AliTRDmcmSim.cxx:1236
 AliTRDmcmSim.cxx:1237
 AliTRDmcmSim.cxx:1238
 AliTRDmcmSim.cxx:1239
 AliTRDmcmSim.cxx:1240
 AliTRDmcmSim.cxx:1241
 AliTRDmcmSim.cxx:1242
 AliTRDmcmSim.cxx:1243
 AliTRDmcmSim.cxx:1244
 AliTRDmcmSim.cxx:1245
 AliTRDmcmSim.cxx:1246
 AliTRDmcmSim.cxx:1247
 AliTRDmcmSim.cxx:1248
 AliTRDmcmSim.cxx:1249
 AliTRDmcmSim.cxx:1250
 AliTRDmcmSim.cxx:1251
 AliTRDmcmSim.cxx:1252
 AliTRDmcmSim.cxx:1253
 AliTRDmcmSim.cxx:1254
 AliTRDmcmSim.cxx:1255
 AliTRDmcmSim.cxx:1256
 AliTRDmcmSim.cxx:1257
 AliTRDmcmSim.cxx:1258
 AliTRDmcmSim.cxx:1259
 AliTRDmcmSim.cxx:1260
 AliTRDmcmSim.cxx:1261
 AliTRDmcmSim.cxx:1262
 AliTRDmcmSim.cxx:1263
 AliTRDmcmSim.cxx:1264
 AliTRDmcmSim.cxx:1265
 AliTRDmcmSim.cxx:1266
 AliTRDmcmSim.cxx:1267
 AliTRDmcmSim.cxx:1268
 AliTRDmcmSim.cxx:1269
 AliTRDmcmSim.cxx:1270
 AliTRDmcmSim.cxx:1271
 AliTRDmcmSim.cxx:1272
 AliTRDmcmSim.cxx:1273
 AliTRDmcmSim.cxx:1274
 AliTRDmcmSim.cxx:1275
 AliTRDmcmSim.cxx:1276
 AliTRDmcmSim.cxx:1277
 AliTRDmcmSim.cxx:1278
 AliTRDmcmSim.cxx:1279
 AliTRDmcmSim.cxx:1280
 AliTRDmcmSim.cxx:1281
 AliTRDmcmSim.cxx:1282
 AliTRDmcmSim.cxx:1283
 AliTRDmcmSim.cxx:1284
 AliTRDmcmSim.cxx:1285
 AliTRDmcmSim.cxx:1286
 AliTRDmcmSim.cxx:1287
 AliTRDmcmSim.cxx:1288
 AliTRDmcmSim.cxx:1289
 AliTRDmcmSim.cxx:1290
 AliTRDmcmSim.cxx:1291
 AliTRDmcmSim.cxx:1292
 AliTRDmcmSim.cxx:1293
 AliTRDmcmSim.cxx:1294
 AliTRDmcmSim.cxx:1295
 AliTRDmcmSim.cxx:1296
 AliTRDmcmSim.cxx:1297
 AliTRDmcmSim.cxx:1298
 AliTRDmcmSim.cxx:1299
 AliTRDmcmSim.cxx:1300
 AliTRDmcmSim.cxx:1301
 AliTRDmcmSim.cxx:1302
 AliTRDmcmSim.cxx:1303
 AliTRDmcmSim.cxx:1304
 AliTRDmcmSim.cxx:1305
 AliTRDmcmSim.cxx:1306
 AliTRDmcmSim.cxx:1307
 AliTRDmcmSim.cxx:1308
 AliTRDmcmSim.cxx:1309
 AliTRDmcmSim.cxx:1310
 AliTRDmcmSim.cxx:1311
 AliTRDmcmSim.cxx:1312
 AliTRDmcmSim.cxx:1313
 AliTRDmcmSim.cxx:1314
 AliTRDmcmSim.cxx:1315
 AliTRDmcmSim.cxx:1316
 AliTRDmcmSim.cxx:1317
 AliTRDmcmSim.cxx:1318
 AliTRDmcmSim.cxx:1319
 AliTRDmcmSim.cxx:1320
 AliTRDmcmSim.cxx:1321
 AliTRDmcmSim.cxx:1322
 AliTRDmcmSim.cxx:1323
 AliTRDmcmSim.cxx:1324
 AliTRDmcmSim.cxx:1325
 AliTRDmcmSim.cxx:1326
 AliTRDmcmSim.cxx:1327
 AliTRDmcmSim.cxx:1328
 AliTRDmcmSim.cxx:1329
 AliTRDmcmSim.cxx:1330
 AliTRDmcmSim.cxx:1331
 AliTRDmcmSim.cxx:1332
 AliTRDmcmSim.cxx:1333
 AliTRDmcmSim.cxx:1334
 AliTRDmcmSim.cxx:1335
 AliTRDmcmSim.cxx:1336
 AliTRDmcmSim.cxx:1337
 AliTRDmcmSim.cxx:1338
 AliTRDmcmSim.cxx:1339
 AliTRDmcmSim.cxx:1340
 AliTRDmcmSim.cxx:1341
 AliTRDmcmSim.cxx:1342
 AliTRDmcmSim.cxx:1343
 AliTRDmcmSim.cxx:1344
 AliTRDmcmSim.cxx:1345
 AliTRDmcmSim.cxx:1346
 AliTRDmcmSim.cxx:1347
 AliTRDmcmSim.cxx:1348
 AliTRDmcmSim.cxx:1349
 AliTRDmcmSim.cxx:1350
 AliTRDmcmSim.cxx:1351
 AliTRDmcmSim.cxx:1352
 AliTRDmcmSim.cxx:1353
 AliTRDmcmSim.cxx:1354
 AliTRDmcmSim.cxx:1355
 AliTRDmcmSim.cxx:1356
 AliTRDmcmSim.cxx:1357
 AliTRDmcmSim.cxx:1358
 AliTRDmcmSim.cxx:1359
 AliTRDmcmSim.cxx:1360
 AliTRDmcmSim.cxx:1361
 AliTRDmcmSim.cxx:1362
 AliTRDmcmSim.cxx:1363
 AliTRDmcmSim.cxx:1364
 AliTRDmcmSim.cxx:1365
 AliTRDmcmSim.cxx:1366
 AliTRDmcmSim.cxx:1367
 AliTRDmcmSim.cxx:1368
 AliTRDmcmSim.cxx:1369
 AliTRDmcmSim.cxx:1370
 AliTRDmcmSim.cxx:1371
 AliTRDmcmSim.cxx:1372
 AliTRDmcmSim.cxx:1373
 AliTRDmcmSim.cxx:1374
 AliTRDmcmSim.cxx:1375
 AliTRDmcmSim.cxx:1376
 AliTRDmcmSim.cxx:1377
 AliTRDmcmSim.cxx:1378
 AliTRDmcmSim.cxx:1379
 AliTRDmcmSim.cxx:1380
 AliTRDmcmSim.cxx:1381
 AliTRDmcmSim.cxx:1382
 AliTRDmcmSim.cxx:1383
 AliTRDmcmSim.cxx:1384
 AliTRDmcmSim.cxx:1385
 AliTRDmcmSim.cxx:1386
 AliTRDmcmSim.cxx:1387
 AliTRDmcmSim.cxx:1388
 AliTRDmcmSim.cxx:1389
 AliTRDmcmSim.cxx:1390
 AliTRDmcmSim.cxx:1391
 AliTRDmcmSim.cxx:1392
 AliTRDmcmSim.cxx:1393
 AliTRDmcmSim.cxx:1394
 AliTRDmcmSim.cxx:1395
 AliTRDmcmSim.cxx:1396
 AliTRDmcmSim.cxx:1397
 AliTRDmcmSim.cxx:1398
 AliTRDmcmSim.cxx:1399
 AliTRDmcmSim.cxx:1400
 AliTRDmcmSim.cxx:1401
 AliTRDmcmSim.cxx:1402
 AliTRDmcmSim.cxx:1403
 AliTRDmcmSim.cxx:1404
 AliTRDmcmSim.cxx:1405
 AliTRDmcmSim.cxx:1406
 AliTRDmcmSim.cxx:1407
 AliTRDmcmSim.cxx:1408
 AliTRDmcmSim.cxx:1409
 AliTRDmcmSim.cxx:1410
 AliTRDmcmSim.cxx:1411
 AliTRDmcmSim.cxx:1412
 AliTRDmcmSim.cxx:1413
 AliTRDmcmSim.cxx:1414
 AliTRDmcmSim.cxx:1415
 AliTRDmcmSim.cxx:1416
 AliTRDmcmSim.cxx:1417
 AliTRDmcmSim.cxx:1418
 AliTRDmcmSim.cxx:1419
 AliTRDmcmSim.cxx:1420
 AliTRDmcmSim.cxx:1421
 AliTRDmcmSim.cxx:1422
 AliTRDmcmSim.cxx:1423
 AliTRDmcmSim.cxx:1424
 AliTRDmcmSim.cxx:1425
 AliTRDmcmSim.cxx:1426
 AliTRDmcmSim.cxx:1427
 AliTRDmcmSim.cxx:1428
 AliTRDmcmSim.cxx:1429
 AliTRDmcmSim.cxx:1430
 AliTRDmcmSim.cxx:1431
 AliTRDmcmSim.cxx:1432
 AliTRDmcmSim.cxx:1433
 AliTRDmcmSim.cxx:1434
 AliTRDmcmSim.cxx:1435
 AliTRDmcmSim.cxx:1436
 AliTRDmcmSim.cxx:1437
 AliTRDmcmSim.cxx:1438
 AliTRDmcmSim.cxx:1439
 AliTRDmcmSim.cxx:1440
 AliTRDmcmSim.cxx:1441
 AliTRDmcmSim.cxx:1442
 AliTRDmcmSim.cxx:1443
 AliTRDmcmSim.cxx:1444
 AliTRDmcmSim.cxx:1445
 AliTRDmcmSim.cxx:1446
 AliTRDmcmSim.cxx:1447
 AliTRDmcmSim.cxx:1448
 AliTRDmcmSim.cxx:1449
 AliTRDmcmSim.cxx:1450
 AliTRDmcmSim.cxx:1451
 AliTRDmcmSim.cxx:1452
 AliTRDmcmSim.cxx:1453
 AliTRDmcmSim.cxx:1454
 AliTRDmcmSim.cxx:1455
 AliTRDmcmSim.cxx:1456
 AliTRDmcmSim.cxx:1457
 AliTRDmcmSim.cxx:1458
 AliTRDmcmSim.cxx:1459
 AliTRDmcmSim.cxx:1460
 AliTRDmcmSim.cxx:1461
 AliTRDmcmSim.cxx:1462
 AliTRDmcmSim.cxx:1463
 AliTRDmcmSim.cxx:1464
 AliTRDmcmSim.cxx:1465
 AliTRDmcmSim.cxx:1466
 AliTRDmcmSim.cxx:1467
 AliTRDmcmSim.cxx:1468
 AliTRDmcmSim.cxx:1469
 AliTRDmcmSim.cxx:1470
 AliTRDmcmSim.cxx:1471
 AliTRDmcmSim.cxx:1472
 AliTRDmcmSim.cxx:1473
 AliTRDmcmSim.cxx:1474
 AliTRDmcmSim.cxx:1475
 AliTRDmcmSim.cxx:1476
 AliTRDmcmSim.cxx:1477
 AliTRDmcmSim.cxx:1478
 AliTRDmcmSim.cxx:1479
 AliTRDmcmSim.cxx:1480
 AliTRDmcmSim.cxx:1481
 AliTRDmcmSim.cxx:1482
 AliTRDmcmSim.cxx:1483
 AliTRDmcmSim.cxx:1484
 AliTRDmcmSim.cxx:1485
 AliTRDmcmSim.cxx:1486
 AliTRDmcmSim.cxx:1487
 AliTRDmcmSim.cxx:1488
 AliTRDmcmSim.cxx:1489
 AliTRDmcmSim.cxx:1490
 AliTRDmcmSim.cxx:1491
 AliTRDmcmSim.cxx:1492
 AliTRDmcmSim.cxx:1493
 AliTRDmcmSim.cxx:1494
 AliTRDmcmSim.cxx:1495
 AliTRDmcmSim.cxx:1496
 AliTRDmcmSim.cxx:1497
 AliTRDmcmSim.cxx:1498
 AliTRDmcmSim.cxx:1499
 AliTRDmcmSim.cxx:1500
 AliTRDmcmSim.cxx:1501
 AliTRDmcmSim.cxx:1502
 AliTRDmcmSim.cxx:1503
 AliTRDmcmSim.cxx:1504
 AliTRDmcmSim.cxx:1505
 AliTRDmcmSim.cxx:1506
 AliTRDmcmSim.cxx:1507
 AliTRDmcmSim.cxx:1508
 AliTRDmcmSim.cxx:1509
 AliTRDmcmSim.cxx:1510
 AliTRDmcmSim.cxx:1511
 AliTRDmcmSim.cxx:1512
 AliTRDmcmSim.cxx:1513
 AliTRDmcmSim.cxx:1514
 AliTRDmcmSim.cxx:1515
 AliTRDmcmSim.cxx:1516
 AliTRDmcmSim.cxx:1517
 AliTRDmcmSim.cxx:1518
 AliTRDmcmSim.cxx:1519
 AliTRDmcmSim.cxx:1520
 AliTRDmcmSim.cxx:1521
 AliTRDmcmSim.cxx:1522
 AliTRDmcmSim.cxx:1523
 AliTRDmcmSim.cxx:1524
 AliTRDmcmSim.cxx:1525
 AliTRDmcmSim.cxx:1526
 AliTRDmcmSim.cxx:1527
 AliTRDmcmSim.cxx:1528
 AliTRDmcmSim.cxx:1529
 AliTRDmcmSim.cxx:1530
 AliTRDmcmSim.cxx:1531
 AliTRDmcmSim.cxx:1532
 AliTRDmcmSim.cxx:1533
 AliTRDmcmSim.cxx:1534
 AliTRDmcmSim.cxx:1535
 AliTRDmcmSim.cxx:1536
 AliTRDmcmSim.cxx:1537
 AliTRDmcmSim.cxx:1538
 AliTRDmcmSim.cxx:1539
 AliTRDmcmSim.cxx:1540
 AliTRDmcmSim.cxx:1541
 AliTRDmcmSim.cxx:1542
 AliTRDmcmSim.cxx:1543
 AliTRDmcmSim.cxx:1544
 AliTRDmcmSim.cxx:1545
 AliTRDmcmSim.cxx:1546
 AliTRDmcmSim.cxx:1547
 AliTRDmcmSim.cxx:1548
 AliTRDmcmSim.cxx:1549
 AliTRDmcmSim.cxx:1550
 AliTRDmcmSim.cxx:1551
 AliTRDmcmSim.cxx:1552
 AliTRDmcmSim.cxx:1553
 AliTRDmcmSim.cxx:1554
 AliTRDmcmSim.cxx:1555
 AliTRDmcmSim.cxx:1556
 AliTRDmcmSim.cxx:1557
 AliTRDmcmSim.cxx:1558
 AliTRDmcmSim.cxx:1559
 AliTRDmcmSim.cxx:1560
 AliTRDmcmSim.cxx:1561
 AliTRDmcmSim.cxx:1562
 AliTRDmcmSim.cxx:1563
 AliTRDmcmSim.cxx:1564
 AliTRDmcmSim.cxx:1565
 AliTRDmcmSim.cxx:1566
 AliTRDmcmSim.cxx:1567
 AliTRDmcmSim.cxx:1568
 AliTRDmcmSim.cxx:1569
 AliTRDmcmSim.cxx:1570
 AliTRDmcmSim.cxx:1571
 AliTRDmcmSim.cxx:1572
 AliTRDmcmSim.cxx:1573
 AliTRDmcmSim.cxx:1574
 AliTRDmcmSim.cxx:1575
 AliTRDmcmSim.cxx:1576
 AliTRDmcmSim.cxx:1577
 AliTRDmcmSim.cxx:1578
 AliTRDmcmSim.cxx:1579
 AliTRDmcmSim.cxx:1580
 AliTRDmcmSim.cxx:1581
 AliTRDmcmSim.cxx:1582
 AliTRDmcmSim.cxx:1583
 AliTRDmcmSim.cxx:1584
 AliTRDmcmSim.cxx:1585
 AliTRDmcmSim.cxx:1586
 AliTRDmcmSim.cxx:1587
 AliTRDmcmSim.cxx:1588
 AliTRDmcmSim.cxx:1589
 AliTRDmcmSim.cxx:1590
 AliTRDmcmSim.cxx:1591
 AliTRDmcmSim.cxx:1592
 AliTRDmcmSim.cxx:1593
 AliTRDmcmSim.cxx:1594
 AliTRDmcmSim.cxx:1595
 AliTRDmcmSim.cxx:1596
 AliTRDmcmSim.cxx:1597
 AliTRDmcmSim.cxx:1598
 AliTRDmcmSim.cxx:1599
 AliTRDmcmSim.cxx:1600
 AliTRDmcmSim.cxx:1601
 AliTRDmcmSim.cxx:1602
 AliTRDmcmSim.cxx:1603
 AliTRDmcmSim.cxx:1604
 AliTRDmcmSim.cxx:1605
 AliTRDmcmSim.cxx:1606
 AliTRDmcmSim.cxx:1607
 AliTRDmcmSim.cxx:1608
 AliTRDmcmSim.cxx:1609
 AliTRDmcmSim.cxx:1610
 AliTRDmcmSim.cxx:1611
 AliTRDmcmSim.cxx:1612
 AliTRDmcmSim.cxx:1613
 AliTRDmcmSim.cxx:1614
 AliTRDmcmSim.cxx:1615
 AliTRDmcmSim.cxx:1616
 AliTRDmcmSim.cxx:1617
 AliTRDmcmSim.cxx:1618
 AliTRDmcmSim.cxx:1619
 AliTRDmcmSim.cxx:1620
 AliTRDmcmSim.cxx:1621
 AliTRDmcmSim.cxx:1622
 AliTRDmcmSim.cxx:1623
 AliTRDmcmSim.cxx:1624
 AliTRDmcmSim.cxx:1625
 AliTRDmcmSim.cxx:1626
 AliTRDmcmSim.cxx:1627
 AliTRDmcmSim.cxx:1628
 AliTRDmcmSim.cxx:1629
 AliTRDmcmSim.cxx:1630
 AliTRDmcmSim.cxx:1631
 AliTRDmcmSim.cxx:1632
 AliTRDmcmSim.cxx:1633
 AliTRDmcmSim.cxx:1634
 AliTRDmcmSim.cxx:1635
 AliTRDmcmSim.cxx:1636
 AliTRDmcmSim.cxx:1637
 AliTRDmcmSim.cxx:1638
 AliTRDmcmSim.cxx:1639
 AliTRDmcmSim.cxx:1640
 AliTRDmcmSim.cxx:1641
 AliTRDmcmSim.cxx:1642
 AliTRDmcmSim.cxx:1643
 AliTRDmcmSim.cxx:1644
 AliTRDmcmSim.cxx:1645
 AliTRDmcmSim.cxx:1646
 AliTRDmcmSim.cxx:1647
 AliTRDmcmSim.cxx:1648
 AliTRDmcmSim.cxx:1649
 AliTRDmcmSim.cxx:1650
 AliTRDmcmSim.cxx:1651
 AliTRDmcmSim.cxx:1652
 AliTRDmcmSim.cxx:1653
 AliTRDmcmSim.cxx:1654
 AliTRDmcmSim.cxx:1655
 AliTRDmcmSim.cxx:1656
 AliTRDmcmSim.cxx:1657
 AliTRDmcmSim.cxx:1658
 AliTRDmcmSim.cxx:1659
 AliTRDmcmSim.cxx:1660
 AliTRDmcmSim.cxx:1661
 AliTRDmcmSim.cxx:1662
 AliTRDmcmSim.cxx:1663
 AliTRDmcmSim.cxx:1664
 AliTRDmcmSim.cxx:1665
 AliTRDmcmSim.cxx:1666
 AliTRDmcmSim.cxx:1667
 AliTRDmcmSim.cxx:1668
 AliTRDmcmSim.cxx:1669
 AliTRDmcmSim.cxx:1670
 AliTRDmcmSim.cxx:1671
 AliTRDmcmSim.cxx:1672
 AliTRDmcmSim.cxx:1673
 AliTRDmcmSim.cxx:1674
 AliTRDmcmSim.cxx:1675
 AliTRDmcmSim.cxx:1676
 AliTRDmcmSim.cxx:1677
 AliTRDmcmSim.cxx:1678
 AliTRDmcmSim.cxx:1679
 AliTRDmcmSim.cxx:1680
 AliTRDmcmSim.cxx:1681
 AliTRDmcmSim.cxx:1682
 AliTRDmcmSim.cxx:1683
 AliTRDmcmSim.cxx:1684
 AliTRDmcmSim.cxx:1685
 AliTRDmcmSim.cxx:1686
 AliTRDmcmSim.cxx:1687
 AliTRDmcmSim.cxx:1688
 AliTRDmcmSim.cxx:1689
 AliTRDmcmSim.cxx:1690
 AliTRDmcmSim.cxx:1691
 AliTRDmcmSim.cxx:1692
 AliTRDmcmSim.cxx:1693
 AliTRDmcmSim.cxx:1694
 AliTRDmcmSim.cxx:1695
 AliTRDmcmSim.cxx:1696
 AliTRDmcmSim.cxx:1697
 AliTRDmcmSim.cxx:1698
 AliTRDmcmSim.cxx:1699
 AliTRDmcmSim.cxx:1700
 AliTRDmcmSim.cxx:1701
 AliTRDmcmSim.cxx:1702
 AliTRDmcmSim.cxx:1703
 AliTRDmcmSim.cxx:1704
 AliTRDmcmSim.cxx:1705
 AliTRDmcmSim.cxx:1706
 AliTRDmcmSim.cxx:1707
 AliTRDmcmSim.cxx:1708
 AliTRDmcmSim.cxx:1709
 AliTRDmcmSim.cxx:1710
 AliTRDmcmSim.cxx:1711
 AliTRDmcmSim.cxx:1712
 AliTRDmcmSim.cxx:1713
 AliTRDmcmSim.cxx:1714
 AliTRDmcmSim.cxx:1715
 AliTRDmcmSim.cxx:1716
 AliTRDmcmSim.cxx:1717
 AliTRDmcmSim.cxx:1718
 AliTRDmcmSim.cxx:1719
 AliTRDmcmSim.cxx:1720
 AliTRDmcmSim.cxx:1721
 AliTRDmcmSim.cxx:1722
 AliTRDmcmSim.cxx:1723
 AliTRDmcmSim.cxx:1724
 AliTRDmcmSim.cxx:1725
 AliTRDmcmSim.cxx:1726
 AliTRDmcmSim.cxx:1727
 AliTRDmcmSim.cxx:1728
 AliTRDmcmSim.cxx:1729
 AliTRDmcmSim.cxx:1730
 AliTRDmcmSim.cxx:1731
 AliTRDmcmSim.cxx:1732
 AliTRDmcmSim.cxx:1733
 AliTRDmcmSim.cxx:1734
 AliTRDmcmSim.cxx:1735
 AliTRDmcmSim.cxx:1736
 AliTRDmcmSim.cxx:1737
 AliTRDmcmSim.cxx:1738
 AliTRDmcmSim.cxx:1739
 AliTRDmcmSim.cxx:1740
 AliTRDmcmSim.cxx:1741
 AliTRDmcmSim.cxx:1742
 AliTRDmcmSim.cxx:1743
 AliTRDmcmSim.cxx:1744
 AliTRDmcmSim.cxx:1745
 AliTRDmcmSim.cxx:1746
 AliTRDmcmSim.cxx:1747
 AliTRDmcmSim.cxx:1748
 AliTRDmcmSim.cxx:1749
 AliTRDmcmSim.cxx:1750
 AliTRDmcmSim.cxx:1751
 AliTRDmcmSim.cxx:1752
 AliTRDmcmSim.cxx:1753
 AliTRDmcmSim.cxx:1754
 AliTRDmcmSim.cxx:1755
 AliTRDmcmSim.cxx:1756
 AliTRDmcmSim.cxx:1757
 AliTRDmcmSim.cxx:1758
 AliTRDmcmSim.cxx:1759
 AliTRDmcmSim.cxx:1760
 AliTRDmcmSim.cxx:1761
 AliTRDmcmSim.cxx:1762
 AliTRDmcmSim.cxx:1763
 AliTRDmcmSim.cxx:1764
 AliTRDmcmSim.cxx:1765
 AliTRDmcmSim.cxx:1766
 AliTRDmcmSim.cxx:1767
 AliTRDmcmSim.cxx:1768
 AliTRDmcmSim.cxx:1769
 AliTRDmcmSim.cxx:1770
 AliTRDmcmSim.cxx:1771
 AliTRDmcmSim.cxx:1772
 AliTRDmcmSim.cxx:1773
 AliTRDmcmSim.cxx:1774
 AliTRDmcmSim.cxx:1775
 AliTRDmcmSim.cxx:1776
 AliTRDmcmSim.cxx:1777
 AliTRDmcmSim.cxx:1778
 AliTRDmcmSim.cxx:1779
 AliTRDmcmSim.cxx:1780
 AliTRDmcmSim.cxx:1781
 AliTRDmcmSim.cxx:1782
 AliTRDmcmSim.cxx:1783
 AliTRDmcmSim.cxx:1784
 AliTRDmcmSim.cxx:1785
 AliTRDmcmSim.cxx:1786
 AliTRDmcmSim.cxx:1787
 AliTRDmcmSim.cxx:1788
 AliTRDmcmSim.cxx:1789
 AliTRDmcmSim.cxx:1790
 AliTRDmcmSim.cxx:1791
 AliTRDmcmSim.cxx:1792
 AliTRDmcmSim.cxx:1793
 AliTRDmcmSim.cxx:1794
 AliTRDmcmSim.cxx:1795
 AliTRDmcmSim.cxx:1796
 AliTRDmcmSim.cxx:1797
 AliTRDmcmSim.cxx:1798
 AliTRDmcmSim.cxx:1799
 AliTRDmcmSim.cxx:1800
 AliTRDmcmSim.cxx:1801
 AliTRDmcmSim.cxx:1802
 AliTRDmcmSim.cxx:1803
 AliTRDmcmSim.cxx:1804
 AliTRDmcmSim.cxx:1805
 AliTRDmcmSim.cxx:1806
 AliTRDmcmSim.cxx:1807
 AliTRDmcmSim.cxx:1808
 AliTRDmcmSim.cxx:1809
 AliTRDmcmSim.cxx:1810
 AliTRDmcmSim.cxx:1811
 AliTRDmcmSim.cxx:1812
 AliTRDmcmSim.cxx:1813
 AliTRDmcmSim.cxx:1814
 AliTRDmcmSim.cxx:1815
 AliTRDmcmSim.cxx:1816
 AliTRDmcmSim.cxx:1817
 AliTRDmcmSim.cxx:1818
 AliTRDmcmSim.cxx:1819
 AliTRDmcmSim.cxx:1820
 AliTRDmcmSim.cxx:1821
 AliTRDmcmSim.cxx:1822
 AliTRDmcmSim.cxx:1823
 AliTRDmcmSim.cxx:1824
 AliTRDmcmSim.cxx:1825
 AliTRDmcmSim.cxx:1826
 AliTRDmcmSim.cxx:1827
 AliTRDmcmSim.cxx:1828
 AliTRDmcmSim.cxx:1829
 AliTRDmcmSim.cxx:1830
 AliTRDmcmSim.cxx:1831
 AliTRDmcmSim.cxx:1832
 AliTRDmcmSim.cxx:1833
 AliTRDmcmSim.cxx:1834
 AliTRDmcmSim.cxx:1835
 AliTRDmcmSim.cxx:1836
 AliTRDmcmSim.cxx:1837
 AliTRDmcmSim.cxx:1838
 AliTRDmcmSim.cxx:1839
 AliTRDmcmSim.cxx:1840
 AliTRDmcmSim.cxx:1841
 AliTRDmcmSim.cxx:1842
 AliTRDmcmSim.cxx:1843
 AliTRDmcmSim.cxx:1844
 AliTRDmcmSim.cxx:1845
 AliTRDmcmSim.cxx:1846
 AliTRDmcmSim.cxx:1847
 AliTRDmcmSim.cxx:1848
 AliTRDmcmSim.cxx:1849
 AliTRDmcmSim.cxx:1850
 AliTRDmcmSim.cxx:1851
 AliTRDmcmSim.cxx:1852
 AliTRDmcmSim.cxx:1853
 AliTRDmcmSim.cxx:1854
 AliTRDmcmSim.cxx:1855
 AliTRDmcmSim.cxx:1856
 AliTRDmcmSim.cxx:1857
 AliTRDmcmSim.cxx:1858
 AliTRDmcmSim.cxx:1859
 AliTRDmcmSim.cxx:1860
 AliTRDmcmSim.cxx:1861
 AliTRDmcmSim.cxx:1862
 AliTRDmcmSim.cxx:1863
 AliTRDmcmSim.cxx:1864
 AliTRDmcmSim.cxx:1865
 AliTRDmcmSim.cxx:1866
 AliTRDmcmSim.cxx:1867
 AliTRDmcmSim.cxx:1868
 AliTRDmcmSim.cxx:1869
 AliTRDmcmSim.cxx:1870
 AliTRDmcmSim.cxx:1871
 AliTRDmcmSim.cxx:1872
 AliTRDmcmSim.cxx:1873
 AliTRDmcmSim.cxx:1874
 AliTRDmcmSim.cxx:1875
 AliTRDmcmSim.cxx:1876
 AliTRDmcmSim.cxx:1877
 AliTRDmcmSim.cxx:1878
 AliTRDmcmSim.cxx:1879
 AliTRDmcmSim.cxx:1880
 AliTRDmcmSim.cxx:1881
 AliTRDmcmSim.cxx:1882
 AliTRDmcmSim.cxx:1883
 AliTRDmcmSim.cxx:1884
 AliTRDmcmSim.cxx:1885
 AliTRDmcmSim.cxx:1886
 AliTRDmcmSim.cxx:1887
 AliTRDmcmSim.cxx:1888
 AliTRDmcmSim.cxx:1889
 AliTRDmcmSim.cxx:1890
 AliTRDmcmSim.cxx:1891
 AliTRDmcmSim.cxx:1892
 AliTRDmcmSim.cxx:1893
 AliTRDmcmSim.cxx:1894
 AliTRDmcmSim.cxx:1895
 AliTRDmcmSim.cxx:1896
 AliTRDmcmSim.cxx:1897
 AliTRDmcmSim.cxx:1898
 AliTRDmcmSim.cxx:1899
 AliTRDmcmSim.cxx:1900
 AliTRDmcmSim.cxx:1901
 AliTRDmcmSim.cxx:1902
 AliTRDmcmSim.cxx:1903
 AliTRDmcmSim.cxx:1904
 AliTRDmcmSim.cxx:1905
 AliTRDmcmSim.cxx:1906
 AliTRDmcmSim.cxx:1907
 AliTRDmcmSim.cxx:1908
 AliTRDmcmSim.cxx:1909
 AliTRDmcmSim.cxx:1910
 AliTRDmcmSim.cxx:1911
 AliTRDmcmSim.cxx:1912
 AliTRDmcmSim.cxx:1913
 AliTRDmcmSim.cxx:1914
 AliTRDmcmSim.cxx:1915
 AliTRDmcmSim.cxx:1916
 AliTRDmcmSim.cxx:1917
 AliTRDmcmSim.cxx:1918
 AliTRDmcmSim.cxx:1919
 AliTRDmcmSim.cxx:1920
 AliTRDmcmSim.cxx:1921
 AliTRDmcmSim.cxx:1922
 AliTRDmcmSim.cxx:1923
 AliTRDmcmSim.cxx:1924
 AliTRDmcmSim.cxx:1925
 AliTRDmcmSim.cxx:1926
 AliTRDmcmSim.cxx:1927
 AliTRDmcmSim.cxx:1928
 AliTRDmcmSim.cxx:1929
 AliTRDmcmSim.cxx:1930
 AliTRDmcmSim.cxx:1931
 AliTRDmcmSim.cxx:1932
 AliTRDmcmSim.cxx:1933
 AliTRDmcmSim.cxx:1934
 AliTRDmcmSim.cxx:1935
 AliTRDmcmSim.cxx:1936
 AliTRDmcmSim.cxx:1937
 AliTRDmcmSim.cxx:1938
 AliTRDmcmSim.cxx:1939
 AliTRDmcmSim.cxx:1940
 AliTRDmcmSim.cxx:1941
 AliTRDmcmSim.cxx:1942
 AliTRDmcmSim.cxx:1943
 AliTRDmcmSim.cxx:1944
 AliTRDmcmSim.cxx:1945
 AliTRDmcmSim.cxx:1946
 AliTRDmcmSim.cxx:1947
 AliTRDmcmSim.cxx:1948
 AliTRDmcmSim.cxx:1949
 AliTRDmcmSim.cxx:1950
 AliTRDmcmSim.cxx:1951
 AliTRDmcmSim.cxx:1952
 AliTRDmcmSim.cxx:1953
 AliTRDmcmSim.cxx:1954
 AliTRDmcmSim.cxx:1955
 AliTRDmcmSim.cxx:1956
 AliTRDmcmSim.cxx:1957
 AliTRDmcmSim.cxx:1958
 AliTRDmcmSim.cxx:1959
 AliTRDmcmSim.cxx:1960
 AliTRDmcmSim.cxx:1961
 AliTRDmcmSim.cxx:1962
 AliTRDmcmSim.cxx:1963
 AliTRDmcmSim.cxx:1964
 AliTRDmcmSim.cxx:1965
 AliTRDmcmSim.cxx:1966
 AliTRDmcmSim.cxx:1967
 AliTRDmcmSim.cxx:1968
 AliTRDmcmSim.cxx:1969
 AliTRDmcmSim.cxx:1970
 AliTRDmcmSim.cxx:1971
 AliTRDmcmSim.cxx:1972
 AliTRDmcmSim.cxx:1973
 AliTRDmcmSim.cxx:1974
 AliTRDmcmSim.cxx:1975
 AliTRDmcmSim.cxx:1976
 AliTRDmcmSim.cxx:1977
 AliTRDmcmSim.cxx:1978
 AliTRDmcmSim.cxx:1979
 AliTRDmcmSim.cxx:1980
 AliTRDmcmSim.cxx:1981
 AliTRDmcmSim.cxx:1982
 AliTRDmcmSim.cxx:1983
 AliTRDmcmSim.cxx:1984
 AliTRDmcmSim.cxx:1985
 AliTRDmcmSim.cxx:1986
 AliTRDmcmSim.cxx:1987
 AliTRDmcmSim.cxx:1988
 AliTRDmcmSim.cxx:1989
 AliTRDmcmSim.cxx:1990
 AliTRDmcmSim.cxx:1991
 AliTRDmcmSim.cxx:1992
 AliTRDmcmSim.cxx:1993
 AliTRDmcmSim.cxx:1994
 AliTRDmcmSim.cxx:1995
 AliTRDmcmSim.cxx:1996
 AliTRDmcmSim.cxx:1997
 AliTRDmcmSim.cxx:1998
 AliTRDmcmSim.cxx:1999
 AliTRDmcmSim.cxx:2000
 AliTRDmcmSim.cxx:2001
 AliTRDmcmSim.cxx:2002
 AliTRDmcmSim.cxx:2003
 AliTRDmcmSim.cxx:2004
 AliTRDmcmSim.cxx:2005
 AliTRDmcmSim.cxx:2006
 AliTRDmcmSim.cxx:2007
 AliTRDmcmSim.cxx:2008
 AliTRDmcmSim.cxx:2009
 AliTRDmcmSim.cxx:2010
 AliTRDmcmSim.cxx:2011
 AliTRDmcmSim.cxx:2012
 AliTRDmcmSim.cxx:2013
 AliTRDmcmSim.cxx:2014
 AliTRDmcmSim.cxx:2015
 AliTRDmcmSim.cxx:2016
 AliTRDmcmSim.cxx:2017
 AliTRDmcmSim.cxx:2018
 AliTRDmcmSim.cxx:2019
 AliTRDmcmSim.cxx:2020
 AliTRDmcmSim.cxx:2021
 AliTRDmcmSim.cxx:2022
 AliTRDmcmSim.cxx:2023
 AliTRDmcmSim.cxx:2024
 AliTRDmcmSim.cxx:2025
 AliTRDmcmSim.cxx:2026
 AliTRDmcmSim.cxx:2027
 AliTRDmcmSim.cxx:2028
 AliTRDmcmSim.cxx:2029
 AliTRDmcmSim.cxx:2030
 AliTRDmcmSim.cxx:2031
 AliTRDmcmSim.cxx:2032
 AliTRDmcmSim.cxx:2033
 AliTRDmcmSim.cxx:2034
 AliTRDmcmSim.cxx:2035
 AliTRDmcmSim.cxx:2036
 AliTRDmcmSim.cxx:2037
 AliTRDmcmSim.cxx:2038
 AliTRDmcmSim.cxx:2039
 AliTRDmcmSim.cxx:2040
 AliTRDmcmSim.cxx:2041
 AliTRDmcmSim.cxx:2042
 AliTRDmcmSim.cxx:2043
 AliTRDmcmSim.cxx:2044
 AliTRDmcmSim.cxx:2045
 AliTRDmcmSim.cxx:2046
 AliTRDmcmSim.cxx:2047
 AliTRDmcmSim.cxx:2048
 AliTRDmcmSim.cxx:2049
 AliTRDmcmSim.cxx:2050
 AliTRDmcmSim.cxx:2051
 AliTRDmcmSim.cxx:2052
 AliTRDmcmSim.cxx:2053
 AliTRDmcmSim.cxx:2054
 AliTRDmcmSim.cxx:2055
 AliTRDmcmSim.cxx:2056
 AliTRDmcmSim.cxx:2057
 AliTRDmcmSim.cxx:2058
 AliTRDmcmSim.cxx:2059
 AliTRDmcmSim.cxx:2060
 AliTRDmcmSim.cxx:2061
 AliTRDmcmSim.cxx:2062
 AliTRDmcmSim.cxx:2063
 AliTRDmcmSim.cxx:2064
 AliTRDmcmSim.cxx:2065
 AliTRDmcmSim.cxx:2066
 AliTRDmcmSim.cxx:2067
 AliTRDmcmSim.cxx:2068
 AliTRDmcmSim.cxx:2069
 AliTRDmcmSim.cxx:2070
 AliTRDmcmSim.cxx:2071
 AliTRDmcmSim.cxx:2072
 AliTRDmcmSim.cxx:2073
 AliTRDmcmSim.cxx:2074
 AliTRDmcmSim.cxx:2075
 AliTRDmcmSim.cxx:2076
 AliTRDmcmSim.cxx:2077
 AliTRDmcmSim.cxx:2078
 AliTRDmcmSim.cxx:2079
 AliTRDmcmSim.cxx:2080
 AliTRDmcmSim.cxx:2081
 AliTRDmcmSim.cxx:2082
 AliTRDmcmSim.cxx:2083
 AliTRDmcmSim.cxx:2084
 AliTRDmcmSim.cxx:2085
 AliTRDmcmSim.cxx:2086
 AliTRDmcmSim.cxx:2087
 AliTRDmcmSim.cxx:2088
 AliTRDmcmSim.cxx:2089
 AliTRDmcmSim.cxx:2090
 AliTRDmcmSim.cxx:2091
 AliTRDmcmSim.cxx:2092
 AliTRDmcmSim.cxx:2093
 AliTRDmcmSim.cxx:2094
 AliTRDmcmSim.cxx:2095
 AliTRDmcmSim.cxx:2096
 AliTRDmcmSim.cxx:2097
 AliTRDmcmSim.cxx:2098
 AliTRDmcmSim.cxx:2099
 AliTRDmcmSim.cxx:2100
 AliTRDmcmSim.cxx:2101
 AliTRDmcmSim.cxx:2102
 AliTRDmcmSim.cxx:2103
 AliTRDmcmSim.cxx:2104
 AliTRDmcmSim.cxx:2105
 AliTRDmcmSim.cxx:2106
 AliTRDmcmSim.cxx:2107
 AliTRDmcmSim.cxx:2108
 AliTRDmcmSim.cxx:2109
 AliTRDmcmSim.cxx:2110
 AliTRDmcmSim.cxx:2111
 AliTRDmcmSim.cxx:2112
 AliTRDmcmSim.cxx:2113
 AliTRDmcmSim.cxx:2114
 AliTRDmcmSim.cxx:2115
 AliTRDmcmSim.cxx:2116
 AliTRDmcmSim.cxx:2117
 AliTRDmcmSim.cxx:2118
 AliTRDmcmSim.cxx:2119
 AliTRDmcmSim.cxx:2120
 AliTRDmcmSim.cxx:2121
 AliTRDmcmSim.cxx:2122
 AliTRDmcmSim.cxx:2123
 AliTRDmcmSim.cxx:2124
 AliTRDmcmSim.cxx:2125
 AliTRDmcmSim.cxx:2126
 AliTRDmcmSim.cxx:2127
 AliTRDmcmSim.cxx:2128
 AliTRDmcmSim.cxx:2129
 AliTRDmcmSim.cxx:2130
 AliTRDmcmSim.cxx:2131
 AliTRDmcmSim.cxx:2132
 AliTRDmcmSim.cxx:2133
 AliTRDmcmSim.cxx:2134
 AliTRDmcmSim.cxx:2135
 AliTRDmcmSim.cxx:2136
 AliTRDmcmSim.cxx:2137
 AliTRDmcmSim.cxx:2138
 AliTRDmcmSim.cxx:2139
 AliTRDmcmSim.cxx:2140
 AliTRDmcmSim.cxx:2141
 AliTRDmcmSim.cxx:2142
 AliTRDmcmSim.cxx:2143
 AliTRDmcmSim.cxx:2144
 AliTRDmcmSim.cxx:2145
 AliTRDmcmSim.cxx:2146
 AliTRDmcmSim.cxx:2147
 AliTRDmcmSim.cxx:2148
 AliTRDmcmSim.cxx:2149
 AliTRDmcmSim.cxx:2150
 AliTRDmcmSim.cxx:2151
 AliTRDmcmSim.cxx:2152
 AliTRDmcmSim.cxx:2153
 AliTRDmcmSim.cxx:2154
 AliTRDmcmSim.cxx:2155
 AliTRDmcmSim.cxx:2156
 AliTRDmcmSim.cxx:2157
 AliTRDmcmSim.cxx:2158
 AliTRDmcmSim.cxx:2159
 AliTRDmcmSim.cxx:2160
 AliTRDmcmSim.cxx:2161
 AliTRDmcmSim.cxx:2162
 AliTRDmcmSim.cxx:2163
 AliTRDmcmSim.cxx:2164
 AliTRDmcmSim.cxx:2165
 AliTRDmcmSim.cxx:2166
 AliTRDmcmSim.cxx:2167
 AliTRDmcmSim.cxx:2168
 AliTRDmcmSim.cxx:2169
 AliTRDmcmSim.cxx:2170
 AliTRDmcmSim.cxx:2171
 AliTRDmcmSim.cxx:2172
 AliTRDmcmSim.cxx:2173
 AliTRDmcmSim.cxx:2174
 AliTRDmcmSim.cxx:2175
 AliTRDmcmSim.cxx:2176
 AliTRDmcmSim.cxx:2177
 AliTRDmcmSim.cxx:2178
 AliTRDmcmSim.cxx:2179
 AliTRDmcmSim.cxx:2180
 AliTRDmcmSim.cxx:2181
 AliTRDmcmSim.cxx:2182
 AliTRDmcmSim.cxx:2183
 AliTRDmcmSim.cxx:2184
 AliTRDmcmSim.cxx:2185
 AliTRDmcmSim.cxx:2186
 AliTRDmcmSim.cxx:2187
 AliTRDmcmSim.cxx:2188
 AliTRDmcmSim.cxx:2189
 AliTRDmcmSim.cxx:2190
 AliTRDmcmSim.cxx:2191
 AliTRDmcmSim.cxx:2192
 AliTRDmcmSim.cxx:2193
 AliTRDmcmSim.cxx:2194
 AliTRDmcmSim.cxx:2195
 AliTRDmcmSim.cxx:2196
 AliTRDmcmSim.cxx:2197
 AliTRDmcmSim.cxx:2198
 AliTRDmcmSim.cxx:2199
 AliTRDmcmSim.cxx:2200
 AliTRDmcmSim.cxx:2201
 AliTRDmcmSim.cxx:2202
 AliTRDmcmSim.cxx:2203
 AliTRDmcmSim.cxx:2204
 AliTRDmcmSim.cxx:2205
 AliTRDmcmSim.cxx:2206
 AliTRDmcmSim.cxx:2207
 AliTRDmcmSim.cxx:2208
 AliTRDmcmSim.cxx:2209
 AliTRDmcmSim.cxx:2210
 AliTRDmcmSim.cxx:2211
 AliTRDmcmSim.cxx:2212
 AliTRDmcmSim.cxx:2213
 AliTRDmcmSim.cxx:2214
 AliTRDmcmSim.cxx:2215
 AliTRDmcmSim.cxx:2216
 AliTRDmcmSim.cxx:2217
 AliTRDmcmSim.cxx:2218
 AliTRDmcmSim.cxx:2219
 AliTRDmcmSim.cxx:2220
 AliTRDmcmSim.cxx:2221
 AliTRDmcmSim.cxx:2222
 AliTRDmcmSim.cxx:2223
 AliTRDmcmSim.cxx:2224
 AliTRDmcmSim.cxx:2225
 AliTRDmcmSim.cxx:2226
 AliTRDmcmSim.cxx:2227
 AliTRDmcmSim.cxx:2228
 AliTRDmcmSim.cxx:2229
 AliTRDmcmSim.cxx:2230
 AliTRDmcmSim.cxx:2231
 AliTRDmcmSim.cxx:2232
 AliTRDmcmSim.cxx:2233
 AliTRDmcmSim.cxx:2234
 AliTRDmcmSim.cxx:2235
 AliTRDmcmSim.cxx:2236
 AliTRDmcmSim.cxx:2237
 AliTRDmcmSim.cxx:2238
 AliTRDmcmSim.cxx:2239
 AliTRDmcmSim.cxx:2240
 AliTRDmcmSim.cxx:2241
 AliTRDmcmSim.cxx:2242
 AliTRDmcmSim.cxx:2243
 AliTRDmcmSim.cxx:2244
 AliTRDmcmSim.cxx:2245
 AliTRDmcmSim.cxx:2246
 AliTRDmcmSim.cxx:2247
 AliTRDmcmSim.cxx:2248
 AliTRDmcmSim.cxx:2249
 AliTRDmcmSim.cxx:2250
 AliTRDmcmSim.cxx:2251
 AliTRDmcmSim.cxx:2252
 AliTRDmcmSim.cxx:2253
 AliTRDmcmSim.cxx:2254
 AliTRDmcmSim.cxx:2255
 AliTRDmcmSim.cxx:2256
 AliTRDmcmSim.cxx:2257
 AliTRDmcmSim.cxx:2258
 AliTRDmcmSim.cxx:2259
 AliTRDmcmSim.cxx:2260
 AliTRDmcmSim.cxx:2261
 AliTRDmcmSim.cxx:2262
 AliTRDmcmSim.cxx:2263
 AliTRDmcmSim.cxx:2264
 AliTRDmcmSim.cxx:2265
 AliTRDmcmSim.cxx:2266
 AliTRDmcmSim.cxx:2267
 AliTRDmcmSim.cxx:2268
 AliTRDmcmSim.cxx:2269
 AliTRDmcmSim.cxx:2270
 AliTRDmcmSim.cxx:2271
 AliTRDmcmSim.cxx:2272
 AliTRDmcmSim.cxx:2273
 AliTRDmcmSim.cxx:2274
 AliTRDmcmSim.cxx:2275
 AliTRDmcmSim.cxx:2276
 AliTRDmcmSim.cxx:2277
 AliTRDmcmSim.cxx:2278
 AliTRDmcmSim.cxx:2279
 AliTRDmcmSim.cxx:2280
 AliTRDmcmSim.cxx:2281
 AliTRDmcmSim.cxx:2282
 AliTRDmcmSim.cxx:2283
 AliTRDmcmSim.cxx:2284
 AliTRDmcmSim.cxx:2285
 AliTRDmcmSim.cxx:2286
 AliTRDmcmSim.cxx:2287
 AliTRDmcmSim.cxx:2288
 AliTRDmcmSim.cxx:2289
 AliTRDmcmSim.cxx:2290
 AliTRDmcmSim.cxx:2291
 AliTRDmcmSim.cxx:2292
 AliTRDmcmSim.cxx:2293
 AliTRDmcmSim.cxx:2294
 AliTRDmcmSim.cxx:2295
 AliTRDmcmSim.cxx:2296
 AliTRDmcmSim.cxx:2297
 AliTRDmcmSim.cxx:2298
 AliTRDmcmSim.cxx:2299
 AliTRDmcmSim.cxx:2300
 AliTRDmcmSim.cxx:2301
 AliTRDmcmSim.cxx:2302
 AliTRDmcmSim.cxx:2303
 AliTRDmcmSim.cxx:2304
 AliTRDmcmSim.cxx:2305
 AliTRDmcmSim.cxx:2306
 AliTRDmcmSim.cxx:2307
 AliTRDmcmSim.cxx:2308
 AliTRDmcmSim.cxx:2309
 AliTRDmcmSim.cxx:2310
 AliTRDmcmSim.cxx:2311
 AliTRDmcmSim.cxx:2312
 AliTRDmcmSim.cxx:2313
 AliTRDmcmSim.cxx:2314
 AliTRDmcmSim.cxx:2315
 AliTRDmcmSim.cxx:2316
 AliTRDmcmSim.cxx:2317
 AliTRDmcmSim.cxx:2318
 AliTRDmcmSim.cxx:2319
 AliTRDmcmSim.cxx:2320
 AliTRDmcmSim.cxx:2321
 AliTRDmcmSim.cxx:2322
 AliTRDmcmSim.cxx:2323
 AliTRDmcmSim.cxx:2324
 AliTRDmcmSim.cxx:2325
 AliTRDmcmSim.cxx:2326
 AliTRDmcmSim.cxx:2327
 AliTRDmcmSim.cxx:2328
 AliTRDmcmSim.cxx:2329
 AliTRDmcmSim.cxx:2330
 AliTRDmcmSim.cxx:2331
 AliTRDmcmSim.cxx:2332
 AliTRDmcmSim.cxx:2333
 AliTRDmcmSim.cxx:2334
 AliTRDmcmSim.cxx:2335
 AliTRDmcmSim.cxx:2336
 AliTRDmcmSim.cxx:2337
 AliTRDmcmSim.cxx:2338
 AliTRDmcmSim.cxx:2339
 AliTRDmcmSim.cxx:2340
 AliTRDmcmSim.cxx:2341
 AliTRDmcmSim.cxx:2342
 AliTRDmcmSim.cxx:2343
 AliTRDmcmSim.cxx:2344
 AliTRDmcmSim.cxx:2345
 AliTRDmcmSim.cxx:2346
 AliTRDmcmSim.cxx:2347
 AliTRDmcmSim.cxx:2348
 AliTRDmcmSim.cxx:2349
 AliTRDmcmSim.cxx:2350
 AliTRDmcmSim.cxx:2351
 AliTRDmcmSim.cxx:2352
 AliTRDmcmSim.cxx:2353
 AliTRDmcmSim.cxx:2354
 AliTRDmcmSim.cxx:2355
 AliTRDmcmSim.cxx:2356
 AliTRDmcmSim.cxx:2357
 AliTRDmcmSim.cxx:2358
 AliTRDmcmSim.cxx:2359
 AliTRDmcmSim.cxx:2360
 AliTRDmcmSim.cxx:2361
 AliTRDmcmSim.cxx:2362
 AliTRDmcmSim.cxx:2363
 AliTRDmcmSim.cxx:2364
 AliTRDmcmSim.cxx:2365
 AliTRDmcmSim.cxx:2366
 AliTRDmcmSim.cxx:2367
 AliTRDmcmSim.cxx:2368
 AliTRDmcmSim.cxx:2369
 AliTRDmcmSim.cxx:2370
 AliTRDmcmSim.cxx:2371
 AliTRDmcmSim.cxx:2372
 AliTRDmcmSim.cxx:2373
 AliTRDmcmSim.cxx:2374
 AliTRDmcmSim.cxx:2375
 AliTRDmcmSim.cxx:2376
 AliTRDmcmSim.cxx:2377
 AliTRDmcmSim.cxx:2378
 AliTRDmcmSim.cxx:2379
 AliTRDmcmSim.cxx:2380
 AliTRDmcmSim.cxx:2381
 AliTRDmcmSim.cxx:2382
 AliTRDmcmSim.cxx:2383
 AliTRDmcmSim.cxx:2384
 AliTRDmcmSim.cxx:2385
 AliTRDmcmSim.cxx:2386
 AliTRDmcmSim.cxx:2387
 AliTRDmcmSim.cxx:2388
 AliTRDmcmSim.cxx:2389
 AliTRDmcmSim.cxx:2390
 AliTRDmcmSim.cxx:2391
 AliTRDmcmSim.cxx:2392
 AliTRDmcmSim.cxx:2393
 AliTRDmcmSim.cxx:2394
 AliTRDmcmSim.cxx:2395
 AliTRDmcmSim.cxx:2396
 AliTRDmcmSim.cxx:2397
 AliTRDmcmSim.cxx:2398
 AliTRDmcmSim.cxx:2399
 AliTRDmcmSim.cxx:2400
 AliTRDmcmSim.cxx:2401
 AliTRDmcmSim.cxx:2402
 AliTRDmcmSim.cxx:2403
 AliTRDmcmSim.cxx:2404
 AliTRDmcmSim.cxx:2405
 AliTRDmcmSim.cxx:2406
 AliTRDmcmSim.cxx:2407
 AliTRDmcmSim.cxx:2408
 AliTRDmcmSim.cxx:2409
 AliTRDmcmSim.cxx:2410
 AliTRDmcmSim.cxx:2411
 AliTRDmcmSim.cxx:2412
 AliTRDmcmSim.cxx:2413
 AliTRDmcmSim.cxx:2414
 AliTRDmcmSim.cxx:2415
 AliTRDmcmSim.cxx:2416
 AliTRDmcmSim.cxx:2417
 AliTRDmcmSim.cxx:2418
 AliTRDmcmSim.cxx:2419
 AliTRDmcmSim.cxx:2420
 AliTRDmcmSim.cxx:2421
 AliTRDmcmSim.cxx:2422
 AliTRDmcmSim.cxx:2423
 AliTRDmcmSim.cxx:2424
 AliTRDmcmSim.cxx:2425
 AliTRDmcmSim.cxx:2426
 AliTRDmcmSim.cxx:2427
 AliTRDmcmSim.cxx:2428
 AliTRDmcmSim.cxx:2429
 AliTRDmcmSim.cxx:2430
 AliTRDmcmSim.cxx:2431
 AliTRDmcmSim.cxx:2432
 AliTRDmcmSim.cxx:2433
 AliTRDmcmSim.cxx:2434
 AliTRDmcmSim.cxx:2435
 AliTRDmcmSim.cxx:2436
 AliTRDmcmSim.cxx:2437
 AliTRDmcmSim.cxx:2438
 AliTRDmcmSim.cxx:2439
 AliTRDmcmSim.cxx:2440
 AliTRDmcmSim.cxx:2441
 AliTRDmcmSim.cxx:2442
 AliTRDmcmSim.cxx:2443
 AliTRDmcmSim.cxx:2444
 AliTRDmcmSim.cxx:2445
 AliTRDmcmSim.cxx:2446
 AliTRDmcmSim.cxx:2447
 AliTRDmcmSim.cxx:2448
 AliTRDmcmSim.cxx:2449
 AliTRDmcmSim.cxx:2450
 AliTRDmcmSim.cxx:2451
 AliTRDmcmSim.cxx:2452
 AliTRDmcmSim.cxx:2453
 AliTRDmcmSim.cxx:2454
 AliTRDmcmSim.cxx:2455
 AliTRDmcmSim.cxx:2456
 AliTRDmcmSim.cxx:2457
 AliTRDmcmSim.cxx:2458
 AliTRDmcmSim.cxx:2459
 AliTRDmcmSim.cxx:2460
 AliTRDmcmSim.cxx:2461
 AliTRDmcmSim.cxx:2462
 AliTRDmcmSim.cxx:2463
 AliTRDmcmSim.cxx:2464
 AliTRDmcmSim.cxx:2465
 AliTRDmcmSim.cxx:2466
 AliTRDmcmSim.cxx:2467
 AliTRDmcmSim.cxx:2468
 AliTRDmcmSim.cxx:2469
 AliTRDmcmSim.cxx:2470
 AliTRDmcmSim.cxx:2471
 AliTRDmcmSim.cxx:2472
 AliTRDmcmSim.cxx:2473
 AliTRDmcmSim.cxx:2474
 AliTRDmcmSim.cxx:2475
 AliTRDmcmSim.cxx:2476
 AliTRDmcmSim.cxx:2477
 AliTRDmcmSim.cxx:2478
 AliTRDmcmSim.cxx:2479
 AliTRDmcmSim.cxx:2480
 AliTRDmcmSim.cxx:2481
 AliTRDmcmSim.cxx:2482
 AliTRDmcmSim.cxx:2483
 AliTRDmcmSim.cxx:2484
 AliTRDmcmSim.cxx:2485
 AliTRDmcmSim.cxx:2486
 AliTRDmcmSim.cxx:2487
 AliTRDmcmSim.cxx:2488
 AliTRDmcmSim.cxx:2489
 AliTRDmcmSim.cxx:2490
 AliTRDmcmSim.cxx:2491
 AliTRDmcmSim.cxx:2492
 AliTRDmcmSim.cxx:2493
 AliTRDmcmSim.cxx:2494
 AliTRDmcmSim.cxx:2495
 AliTRDmcmSim.cxx:2496
 AliTRDmcmSim.cxx:2497
 AliTRDmcmSim.cxx:2498
 AliTRDmcmSim.cxx:2499
 AliTRDmcmSim.cxx:2500
 AliTRDmcmSim.cxx:2501
 AliTRDmcmSim.cxx:2502
 AliTRDmcmSim.cxx:2503
 AliTRDmcmSim.cxx:2504
 AliTRDmcmSim.cxx:2505
 AliTRDmcmSim.cxx:2506
 AliTRDmcmSim.cxx:2507
 AliTRDmcmSim.cxx:2508
 AliTRDmcmSim.cxx:2509
 AliTRDmcmSim.cxx:2510
 AliTRDmcmSim.cxx:2511
 AliTRDmcmSim.cxx:2512
 AliTRDmcmSim.cxx:2513
 AliTRDmcmSim.cxx:2514
 AliTRDmcmSim.cxx:2515
 AliTRDmcmSim.cxx:2516
 AliTRDmcmSim.cxx:2517
 AliTRDmcmSim.cxx:2518
 AliTRDmcmSim.cxx:2519
 AliTRDmcmSim.cxx:2520
 AliTRDmcmSim.cxx:2521
 AliTRDmcmSim.cxx:2522
 AliTRDmcmSim.cxx:2523
 AliTRDmcmSim.cxx:2524
 AliTRDmcmSim.cxx:2525
 AliTRDmcmSim.cxx:2526
 AliTRDmcmSim.cxx:2527
 AliTRDmcmSim.cxx:2528
 AliTRDmcmSim.cxx:2529
 AliTRDmcmSim.cxx:2530
 AliTRDmcmSim.cxx:2531
 AliTRDmcmSim.cxx:2532
 AliTRDmcmSim.cxx:2533
 AliTRDmcmSim.cxx:2534
 AliTRDmcmSim.cxx:2535
 AliTRDmcmSim.cxx:2536
 AliTRDmcmSim.cxx:2537
 AliTRDmcmSim.cxx:2538
 AliTRDmcmSim.cxx:2539
 AliTRDmcmSim.cxx:2540
 AliTRDmcmSim.cxx:2541
 AliTRDmcmSim.cxx:2542
 AliTRDmcmSim.cxx:2543
 AliTRDmcmSim.cxx:2544
 AliTRDmcmSim.cxx:2545
 AliTRDmcmSim.cxx:2546
 AliTRDmcmSim.cxx:2547
 AliTRDmcmSim.cxx:2548
 AliTRDmcmSim.cxx:2549
 AliTRDmcmSim.cxx:2550
 AliTRDmcmSim.cxx:2551
 AliTRDmcmSim.cxx:2552
 AliTRDmcmSim.cxx:2553
 AliTRDmcmSim.cxx:2554
 AliTRDmcmSim.cxx:2555
 AliTRDmcmSim.cxx:2556
 AliTRDmcmSim.cxx:2557
 AliTRDmcmSim.cxx:2558
 AliTRDmcmSim.cxx:2559
 AliTRDmcmSim.cxx:2560
 AliTRDmcmSim.cxx:2561
 AliTRDmcmSim.cxx:2562
 AliTRDmcmSim.cxx:2563
 AliTRDmcmSim.cxx:2564
 AliTRDmcmSim.cxx:2565
 AliTRDmcmSim.cxx:2566
 AliTRDmcmSim.cxx:2567
 AliTRDmcmSim.cxx:2568
 AliTRDmcmSim.cxx:2569
 AliTRDmcmSim.cxx:2570
 AliTRDmcmSim.cxx:2571
 AliTRDmcmSim.cxx:2572
 AliTRDmcmSim.cxx:2573
 AliTRDmcmSim.cxx:2574
 AliTRDmcmSim.cxx:2575
 AliTRDmcmSim.cxx:2576
 AliTRDmcmSim.cxx:2577
 AliTRDmcmSim.cxx:2578
 AliTRDmcmSim.cxx:2579
 AliTRDmcmSim.cxx:2580
 AliTRDmcmSim.cxx:2581
 AliTRDmcmSim.cxx:2582
 AliTRDmcmSim.cxx:2583
 AliTRDmcmSim.cxx:2584
 AliTRDmcmSim.cxx:2585
 AliTRDmcmSim.cxx:2586
 AliTRDmcmSim.cxx:2587
 AliTRDmcmSim.cxx:2588
 AliTRDmcmSim.cxx:2589
 AliTRDmcmSim.cxx:2590
 AliTRDmcmSim.cxx:2591
 AliTRDmcmSim.cxx:2592
 AliTRDmcmSim.cxx:2593
 AliTRDmcmSim.cxx:2594
 AliTRDmcmSim.cxx:2595
 AliTRDmcmSim.cxx:2596
 AliTRDmcmSim.cxx:2597
 AliTRDmcmSim.cxx:2598
 AliTRDmcmSim.cxx:2599
 AliTRDmcmSim.cxx:2600
 AliTRDmcmSim.cxx:2601
 AliTRDmcmSim.cxx:2602
 AliTRDmcmSim.cxx:2603
 AliTRDmcmSim.cxx:2604
 AliTRDmcmSim.cxx:2605
 AliTRDmcmSim.cxx:2606
 AliTRDmcmSim.cxx:2607
 AliTRDmcmSim.cxx:2608
 AliTRDmcmSim.cxx:2609
 AliTRDmcmSim.cxx:2610
 AliTRDmcmSim.cxx:2611
 AliTRDmcmSim.cxx:2612
 AliTRDmcmSim.cxx:2613
 AliTRDmcmSim.cxx:2614
 AliTRDmcmSim.cxx:2615
 AliTRDmcmSim.cxx:2616
 AliTRDmcmSim.cxx:2617
 AliTRDmcmSim.cxx:2618
 AliTRDmcmSim.cxx:2619
 AliTRDmcmSim.cxx:2620
 AliTRDmcmSim.cxx:2621
 AliTRDmcmSim.cxx:2622
 AliTRDmcmSim.cxx:2623
 AliTRDmcmSim.cxx:2624
 AliTRDmcmSim.cxx:2625
 AliTRDmcmSim.cxx:2626
 AliTRDmcmSim.cxx:2627
 AliTRDmcmSim.cxx:2628
 AliTRDmcmSim.cxx:2629
 AliTRDmcmSim.cxx:2630
 AliTRDmcmSim.cxx:2631
 AliTRDmcmSim.cxx:2632
 AliTRDmcmSim.cxx:2633
 AliTRDmcmSim.cxx:2634